ST product managers freed to outsource chip making
![]() |
ST product managers freed to outsource chip making
By Peter Clarke, Silicon Strategies
February 6, 2004 (2:34 a.m. EST)
URL: http://www.eetimes.com/story/OEG20040205S0014
LONDON Pasquale Pistorio, chief executive officer of STMicroelectronics, has instructed product line managers that they can have chips manufactured outside the organization if it can be done more cost effectively. The move is intended to make sure ST's manufacturing operations remain globally competitive, although a theoretical "open market" in manufacturing can sometimes produce anomalies, according to Jim Nicholas, R&D design director for ST's DVD division. "The CEO has passed a message that we can go outside, if internal fabs are not competitive," Nicholas said, speaking at a London press conference organized by Cadence Design Systems Inc. Economic incentives are being offered to chip makers to design with 90-nm process technologies because fabs and foundries have invested in the capability. They also want design groups to migrate to fabs and foundries. Nicholas said he saw little immediate need to go to 90-nm process technol ogy as progress could be made at the 130-nm process technology node more easily through improved architectures and by adding features through software programmability. "I am reticent about being in 90-nm, but the plant people are starting to make it look a lot more attractive," said Nicholas.
Related News
- SEALSQ RISC-V Chips Adoption is Predicted to Get AI Boost Making it a Viable Competitor to Traditional GPUs
- Synopsys plus Ansys: The making of an EDA giant?
- ST Engineering Acquires D'Crypt to Strengthen its Cyber Capabilities
- Zero ASIC Democratizing Chip Making
- Nextera-Adeas ST 2110 IP cores are now available on Intel FPGAs
Breaking News
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |