CAST Enables European FPGA Designers with Low-Volume IP Pricing Program
Makes high-quality, ASIC-proven IP cores affordable for prototypes, limited-production runs, and entry-level IP users
February 17, 2004 (DATE) Paris, France — Semiconductor intellectual property (IP) provider CAST, Inc. today announced a European program aimed at making it easier for FPGA designers to benefit from the high-quality IP cores typically used for ASIC designs.
The new program, FPGAenable, introduces special pricing for the low-volume production runs typically associated with FPGA-based products – a dominant sector in the European electronics market. Pricing for these low-volume licenses varies by core, but the result is the ability to design-in IP cores at a cost of just few Euros per manufactured unit. This highly competitive pricing enables designers to gain all the advantages of IP-based design for a cost equivalent to using a standard part in a discrete chip – without sacrificing IP quality, implementation independence or comprehensive support. In addition, the FPGAenable program includes the availability of fully-functioning evaluation code, enabling users to rapidly validate IP functions within their overall design prior to finalizing their purchasing decisions.
Why a Low-Volume Program?
CAST already provides both soft cores (HDL source) for ASICs and firm cores (optimized netlists) for FPGAs. A significant majority of the company’s licenses has been for ASICs. Today, however, FPGA design starts are 20 times more frequent than ASICs, as manufacturers move to exploit the potential of new FPGA technologies and respond to an increasingly differentiated product marketplace. Using high-quality third-party IP cores has been prohibitively expensive for most applications with low run-rate utilization, and now CAST’s FPGAenable program eliminates this barrier.
Chris Sheldon, vice president of European operations puts this in perspective. “In Europe, many users choose an FPGA solution to avoid the high non-recurring engineering (NRE) costs associated with evolving an ASIC. They are not sure of the volume opportunity and also want to maintain the flexibility to revamp or optimize their design quickly and at low cost as the project progresses. FPGA solutions fit this model well, but IP from focused vendors, such as CAST, that can support FPGA or any other implementation technology, is perceived to be too expensive or too high an up-front cost.”
This CAST program enables the growing European FPGA sector to buy into IP technology with zero sacrifice in quality, testbench software and first-line support. It eliminates the entry barrier so that users can license IP at an affordable entry-level cost for a limited volume of parts, at a rate that is market-comparable to implementing a standard part in a chip. With flexibility in mind, designers can easily migrate to higher unit rates through an unlimited volume license or indeed an upgrade to a full ASIC license, if appropriate.
A History of IP Market Building
The new FPGAenable program continues CAST’s record as an innovator in the use of IP cores. Rare in the industry, CAST has been successfully delivering IP products for ten years, first simulation models and then IP cores as design needs evolved. The company has well over 200 customers worldwide, and despite market slowdown has increased its revenue from IP cores by 50% in each of the past two years. With the increase in IP-based design in Europe, CAST established a dedicated European office in 2002, and has since seen European revenues grow steadily from 10% to 19% of the company’s worldwide sales. Sheldon commented, “CAST’s positive performance is based on us delivering high quality cores for both ASIC and FPGA implementations. Our excellent technical support services give users direct access to the original developers for all cores supplied which is a key factor for our customers.”
About CAST, Inc.
CAST provides general purpose IP (gpIP), offering nearly 100 different popular and standards-based cores including processors, interfaces, and application-specific functions for multimedia and encryption. ASIC, FPGA, and System-on-Chip (SoC) designers use these cores to significantly shorten their development time and reduce their overall costs.
The company has about 200 customers developing products in nearly every applications area. Privately owned and operating since 1993 with a focus on making IP practical and affordable, CAST has established a reputation for high-quality IP products, simple licensing, and responsive technical support. The company is headquartered near New York City, has a European office in the UK, and works with an international network of IP developers and distributors.
CAST is a trademark of CAST, Inc.
All other trademarks are the property of their respective owners.
|
CAST, Inc. Hot IP
Related News
- AndesBoardFarm Enables SoC Designers to Explore RISC-V Processors in Online FPGA Board Collection
- VSORA to Receive $13.18 Million in Funding from the European Innovation Council Accelerator Program
- Xiphera joins Microchip Technology's FPGA Design Partner program
- Rapid Silicon Launches Revolutionary RapidGPT for FPGA Designers
- intoPIX enables JPEG XS high frame rates real-time encoding from 120fps to more than 1000fps with the TicoXS FPGA IP-cores
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |