Training firm offers free Vera TCP/IP packet generator with a built-in functional coverage tracker
![]() ![]() | |
EE Times: Latest News Training firm offers free verification IP | |
Richard Goering (02/26/2004 7:00 PM EST) URL: http://www.eetimes.com/showArticle.jhtml?articleID=18200879 | |
SANTA CRUZ, Calif. As a way of spreading the word about its classes and workshops, Si-Concepts is offering a free Vera TCP/IP packet generator with a built-in functional coverage tracker. The company is also offering a tutorial on coverage-driven testbenches at the DVCon conference March 1, 2004. Si-Concepts is a "design knowledge company," said Shahid Khan, president. In addition to the upcoming four-hour tutorial at DVCon, the company offers a three-day workshop, created for Synopsys, entitled "VERA II: Testbenches and Test Cases For Complex Designs." The Vera TCP/IP packet generator is available for download from Si-Concept's web site. Khan said the company is offering free verification intellectual property (IP) because they want people to register for the DVCon tutorial or the Vera II workshop. "I think people learn best looking at an example from a practical environment," he added. The packet generator produces TCP/IP packets with random payloads, and provides randomization control for header fields of a TCP/IP packet. Fields such as IP source address, IP destination address, TCP source, and destination port numbers are settable by user-specified constraints. Calculated fields such as header checksum and TCP checksum are computed correctly after randomization has occurred, Khan said. The built-in coverage tracking and reporting lets users visualize the effectiveness of their randomization constraints by generating statistical reports on the generated packets. "For anybody who has the TCP/IP protocol, this will generate packets that can be entered into the RTL environment," Khan said. "This is functional coverage, not line coverage. Based on how the RTL interacts with these packets, you can see if any areas are not covered from a functionality standpoint." The packet generator does not require a license, or attendance at one of the company's workshops.
|
Related News
- Agnisys Offers Free Register Generator for UVM
- TPACK Introduces SOFTSILICON a Standard Chip with Built-in flexibility Ideal for Packet Transport Applications
- LogicVision Announces Production Release of Memory Built-In Self-Repair and ScanBurst At-Speed Scan Solution Integrated With Mentor Graphic's FastScan and TestKompress
- Xilinx Delivers Virtex-5 LXT FPGAs With Industry's First Built-In PCI Express Block And Low-Power Serial I/O
- Atmel Introduces a Re-programmable Rad-hard FPGA with Built-in Single Event Upset (SEU) Protection for Space Applications
Breaking News
- intoPIX Powers Ikegami's New IPX-100 with JPEG XS for Seamless & Low-Latency IP Production
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
- Qualcomm initiates global anti-trust complaint about Arm
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- SiliconIntervention Announces Availability of Silicon Based Fractal-D Audio Amplifier Evaluation Board
Most Popular
- Qualcomm initiates global anti-trust complaint about Arm
- Siemens acquires Altair to create most complete AI-powered portfolio of industrial software
- Alphawave Semi Reveals Suite of Optoelectronics Silicon Products addressing Hyperscaler Datacenter and AI Interconnect Market
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- Rapidus Announces Strategic Partnership with Quest Global to Enable Advanced 2nm Solutions for the AI Chip Era
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |