English
High Cost of SOC Forces Look at system-in-package (SiP)
By David Manners -- 3/10/2004
Electronics Weekly
The increasingly prohibitive cost of SOCs is forcing companies to use the system-in-package (SiP) approach of stacking die.
"Something has to be done to overcome the fundamental problem of SOC, which is its rapidly increasing cost and, compared with SOC, SiP is low-cost and with short time-to-market," said Tsugio Makimoto, corporate adviser at Sony.
Read more ...
Electronics Weekly
The increasingly prohibitive cost of SOCs is forcing companies to use the system-in-package (SiP) approach of stacking die.
"Something has to be done to overcome the fundamental problem of SOC, which is its rapidly increasing cost and, compared with SOC, SiP is low-cost and with short time-to-market," said Tsugio Makimoto, corporate adviser at Sony.
Read more ...
Related News
- Sequans Provides Chips to USI to Develop Mobile WiMAX End User Devices and System-in-Package (SIP) Modules
- Fukuoka Intelligent Cluster Laboratory Chooses eASIC’s Nextreme Devices for its Unique System-in-Package (SiP) Development
- Pressures tilt wireless apps toward System-in-Package (SiP)
- Inapac Technology Releases New DRAM IP Designs Optimized for System-in-Package (SiP) Applications
- System-in-package (SIP) may not be that simple
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |