Rambus case heads to jury
Rambus case heads to jury
By George Leopold, EE Times
May 7, 2001 (7:38 p.m. EST)
URL: http://www.eetimes.com/story/OEG20010507S0077
WASHINGTON The SDRAM patent-infringement trial in Richmond, Va., is expected to go to the jury by midweek after the judge in the case threw out Infineon Technologies AG's antitrust counter-claims against Rambus Inc. on Monday (May 7). The jury is expected to decide fraud and racketeering charges against Rambus (Los Altos, Calif.) involving its participation in SDRAM standards deliberations before a Joint Electron Device Engineering Council (Jedec) committee. Infineon's remaining counter-claim before the jury involves allegations that Rambus concealed its SDRAM patent applications during the standards debate. Regardless of the outcome of the jury trial, attention is now focusing on an expected appeal by Rambus of decisions last week by Judge Robert Payne dismissing all of its 57 patent infringement claims against Infineon. Rambus chief executive Geoff Tate vowed to appeal Judge Payne' s rulings to a federal appeals court in Altanta. Industry observers said the appeal will likely focus on Judge Payne's restrictive definition of a bus. If Rambus can convince the appeals court to broaden the bus definition to cover technologies other than the Rambus approach, observers said it could succeed in presenting evidence on the Jedec deliberations that was curtailed in the Richmond trial. Participants in the Jedec deliberations have said Rambus opted for a passive role in the standards debate, often not even voting on key provisions of the spec. "They were just there," said one. Some analysts said Rambus would seek to exploit the maneuverings of other Jedec members on appeal. Rambus said last Friday (May 4) it would also pursue a dozen other U.S. and European patent-infringement cases against Infineon, Micron Technology Inc. and Hyundai Electronics. A trial in Germany against Infineon is scheduled to begin May 18, Rambus said.
Related News
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
E-mail This Article | Printer-Friendly Page |