UPDATED: Judge dismisses all Rambus claims against Infineon
![]() |
UPDATED: Judge dismisses all Rambus claims against Infineon
By Jack Robertson, EBN
May 7, 2001 (3:54 p.m. EST)
URL: http://www.eetimes.com/story/OEG20010504S0059
Federal Judge Robert Payne on Friday dismissed all Rambus Inc. synchronous patent infringement claims against Infineon Technologies AG -- but the trial will continue next week on alleged Rambus antitrust and fraud actions. By absolving Infineon, the judge removed the German chip maker itself from any liability, but that left the Rambus SDRAM and DDR patents standing. By continuing the trial on the issue of Rambus' alleged secrecy at the industry JEDEC standards committee, Judge Payne left the door open for the synchronous patents to be declared unenforceable on the grounds of antitrust violations. Judge Payne dismissed infringement claims against Infineon on the grounds that the German firm's SDRAM and DDR chips didn't use a multiplexed memory bus. In March, the judge had ruled Rambus' synchronous patents only covered memory chips connected to a multiplexed bus. That set a precedent likely to be cited in other pending Rambus patent litigation trials in the U.S. and in Europe. Micron Technology, which is suing Rambus in Wilmington, Del., federal court, has already asked the judge in that case to adopt the same narrow multiplexed bus coverage that decided the Infineon case. Infineon itself is expected to raise the same defense when another Rambus infringement trial begins May 18 in Mannheim, Germany. Beyond that, the continuing trial in Richmond will draw even greater interest as the jury will decide whether Rambus engaged in alleged restraint of trade and fraud by keeping its synchronous patent applications hidden while a member of the industry JEDEC panel drafting an open SDRAM standard. Infineon this week started calling witnesses to testify on Rambus conduct at JEDEC. Attorneys for the German firm have also disclosed handwritten notes by Rambus patent attorneys describing what was alleged to be urgent pleas from Rambus officials to amend the applications in 1998 and 1999 to cover JEDEC features. Rambus has de nied any such actions, and said JEDEC's patent policy was ambiguous and not adhered to by other industry members of the panel. Rambus on Friday said that it plans to appeal today's ruling by Judge Payne. "We are disappointed with the Court's decision and plan to appeal the ruling," said Geoff Tate, CEO of Rambus, in a released statement. "If today's decision is allowed to stand, all companies that innovate risk having their intellectual property rights unjustly expropriated. "Though Rambus is a relatively small company, we will not be cowed by the aggressive tactics of some industry giants who would take our innovations without any compensation," he added. Judge Payne's ruling leaves Infineon free to escape the 3.5% royalty payments on DDR chips that eight other DRAM makers have agreed to pay Rambus. Early in the week, Judge Payne dismissed dozens of pate nt infringement claims made by Rambus against Infineon, leaving just the three claims, which Judge Payne has now also dismissed. Right after Judge Payne's decision Friday, trading in Rambus stock was halted. The stock had dropped below $15 just before trading was stopped. It had hit a high of $152 late last year.
Related News
- Judge Again Dismisses Rambus Patent Claims in Virginia Case
- U.S. Patent And Trademark Office Rejects Additional Patent Claims That Rambus Is Asserting Against NVIDIA
- U.S. Patent and Trademark Office Rejects Patent Claims That Rambus is Asserting Against NVIDIA
- Federal Trade Commission Dismisses Case Against Rambus
- ITC agrees to investigate Rambus' patent claims against Hitachi, Sega
Breaking News
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |