English
Commentary: Developers Look Set to increase FPGA IP Costs
By Richard Wilson -- 4/1/2004
Electronics Weekly
The cost of designing specialist intellectual property into FPGAs may have to increase as independent IP developers look at ways to lift margins.
The implication is that it could increase the up-front engineering cost of designing an FPGA.
"The FPGA industry is starting to hit some ASIC-like cost issues," said Alan Matthews, European marketing director at Xilinx.
Read more ....
Electronics Weekly
The cost of designing specialist intellectual property into FPGAs may have to increase as independent IP developers look at ways to lift margins.
The implication is that it could increase the up-front engineering cost of designing an FPGA.
"The FPGA industry is starting to hit some ASIC-like cost issues," said Alan Matthews, European marketing director at Xilinx.
Read more ....
Related News
- Dolphin Design chooses DEFACTO's SoC Compiler 9.0: a turnkey methodology to reduce project costs and increase team efficiency
- Imperas releases free ISS for RISC-V CORE-V developers in the OpenHW ecosystem
- Nextera Video and Adeas Announce SDI Core, SMPTE ST 2022-8, and NMOS IS-09 as the Latest Additions to their Industry-Leading SMPTE ST 2110 Video over IP FPGA Core Set
- The Industry's First SoC FPGA Development Kit Based on the RISC-V Instruction Set Architecture is Now Available
- Lattice and SiFive Announce Collaboration to Allow Lattice FPGA Developers Easy Access to RISC-V Processors
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
|
E-mail This Article | 
|
|
Printer-Friendly Page |