GNSS (GPS, Galileo, GLONASS, Beidou3, QZSS, SBAS) Ultra-low power RF Receiver IP
Commentary: Developers Look Set to increase FPGA IP Costs
Electronics Weekly
The cost of designing specialist intellectual property into FPGAs may have to increase as independent IP developers look at ways to lift margins.
The implication is that it could increase the up-front engineering cost of designing an FPGA.
"The FPGA industry is starting to hit some ASIC-like cost issues," said Alan Matthews, European marketing director at Xilinx.
Read more ....
Related News
- Dolphin Design chooses DEFACTO's SoC Compiler 9.0: a turnkey methodology to reduce project costs and increase team efficiency
- Imperas releases free ISS for RISC-V CORE-V developers in the OpenHW ecosystem
- Nextera Video and Adeas Announce SDI Core, SMPTE ST 2022-8, and NMOS IS-09 as the Latest Additions to their Industry-Leading SMPTE ST 2110 Video over IP FPGA Core Set
- The Industry's First SoC FPGA Development Kit Based on the RISC-V Instruction Set Architecture is Now Available
- Lattice and SiFive Announce Collaboration to Allow Lattice FPGA Developers Easy Access to RISC-V Processors
Breaking News
- intoPIX Powers Ikegami's New IPX-100 with JPEG XS for Seamless & Low-Latency IP Production
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
- Qualcomm initiates global anti-trust complaint about Arm
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- SiliconIntervention Announces Availability of Silicon Based Fractal-D Audio Amplifier Evaluation Board
Most Popular
- Qualcomm initiates global anti-trust complaint about Arm
- Siemens acquires Altair to create most complete AI-powered portfolio of industrial software
- Alphawave Semi Reveals Suite of Optoelectronics Silicon Products addressing Hyperscaler Datacenter and AI Interconnect Market
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- Rapidus Announces Strategic Partnership with Quest Global to Enable Advanced 2nm Solutions for the AI Chip Era
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |