Altera's MAX II Devices are the Fastest CPLDs Ever
San Jose, Calif., April 5, 2004—Altera Corporation (NASDAQ: ALTR), the CPLD market leader, today released new benchmark information showing that the MAX® II device family delivers a 50 percent performance advantage over competing solutions. Based on newly published benchmarks, MAX II devices extend Altera’s performance leadership at a time when demand for faster core performance in CPLD designs is increasing dramatically.
“MAX II devices have an inherent performance advantage over macrocell-based CPLDs due to the new register-rich architecture, which includes very short routing paths,” said Luanne Schirrmeister, Altera’s director of product marketing for MAX products. “The new performance threshold established by the MAX II family benefits digital designers in every segment of the electronics industry by combining an unprecedented low-cost structure with high performance.”
A recently released Gartner Dataquest report on user wants and needs in the programmable logic market shows there is increased demand for higher performance in the CPLD market. The research shows that in 2003, nearly 70 percent of CPLD designs required performance greater than 30 MHz, while the number of designs requiring performance greater than 100 MHz experienced the highest growth. With core frequencies at greater than 300 MHz, MAX II devices can easily achieve the performance requirements of the next generation of CPLD applications. For additional information about this report entitled “Technology Road Map to Future ASIC and FPGA Designs: User Wants and Needs,” or about Gartner, Inc., please visit www.gartner.com.
Benchmark analysis was performed on Altera’s own MAX II CPLD family and the latest CPLD families from both Lattice Semiconductor Corporation and Xilinx, Inc. Utilizing Altera’s Quartus® II version 4.0 design software, Lattice’s ispLEVER version 3.0 design software, and the Xilinx ISE version 6.2 design software, Altera compiled over 100 designs targeting each device family. Using “best-effort” settings, the results of the exercise show that on average, MAX II devices outperform Lattice’s ispXPLD devices by 80 percent and Xilinx’s CoolRunner II devices by 50 percent.
Details on the exact methods utilized for this analysis, specific recommendations on performing customer benchmarks, and a results summary will be discussed in a net seminar on effective performance comparisons on April 8, 2004; register at www.altera.com/education/net_seminars/current/ns_0408.html. Additional information is also available on the Altera web site at www.altera.com.
About Altera
Altera Corporation (NASDAQ: ALTR) is the world’s pioneer in system-on-a-programmable-chip (SOPC) solutions. Combining programmable logic technology with software tools, intellectual property, and technical services, Altera provides high-value programmable solutions to approximately 14,000 customers worldwide. More information is available at www.altera.com.
###
|
Intel FPGA Hot IP
Related News
- Altera Begins Shipping MAX II Devices, Industry's Lowest-Cost CPLDs
- Toshiba Chooses Altera's MAX II CPLDs for New V30T gigabeat Digital Audio Player
- Altera's Cyclone II and MAX II Devices Selected by General Dynamics for Joint Tactical Radio System
- Industry's Lowest Cost CPLD Available Now; Altera Moves MAX II CPLDs into Production
- Altera Quartus II Software v13.0 Enables World's Fastest FPGA Designs
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |