TSMC 3nm (N3E) 1.2V/1.8V I3C Libraries, multiple metalstacks
MIPS Technologies Used Artisan's High-Speed Logic IP to Validate Newest High-Performance 32-Bit Core Family
MOUNTAIN VIEW, Calif., April 5, 2004 - MIPS Technologies, Inc. (Nasdaq: MIPS) today announced that Artisan's SAGE-HS High-Speed Standard Cell Libraries were used to help validate the performance of the new MIPS32® 24K™ family of processor cores, the highest performing 32-bit synthesizable cores in the embedded industry (see related announcement by MIPS Technologies).
"When customers implement the 24K core using Artisan's high-speed logic libraries they can be confident that their MIPS-Based silicon products will meet their most demanding performance and area requirements," said Victor Peng, vice president of engineering at MIPS Technologies. "Artisan's cell libraries provided a standard environment in which we were able to validate our design targets and flows. Because their technology also features integrated clock gating cells, the 24K development team was able to implement the core's fine-grain power control capability with a more streamlined and efficient design flow."
"We developed our SAGE-HS Library to address the needs of our customers high-performance applications, such as the MIPS 24K core," said Neal Carney, vice president of marketing at Artisan. "We are very pleased that MIPS Technologies has used our high-speed SAGE-HS Library as a reference platform for its high-performance 24K cores. This combination should help designers to make the right decisions for performance and area while meeting the speed targets of the industry's most demanding embedded applications."
About Artisan's SAGE-HS™ Libraries
Artisan's standard cell libraries offer a wide range of performance and density choices and are designed to generate superior RTL-to-GDSII results through state-of-the-art EDA tools and flows. The SAGE-HS High-Speed Libraries are for cell blocks that require the highest performance, and the SAGE-X™ Library is for cell blocks that require both speed and area optimization. The SAGE-HS Library has a set of almost 600 cells and over 150 functions and can offer up to 30-percent speed improvement. The library is architected with Artisan's time-tested Process-Perfect™ development flow and includes simulation models for industry-leading timing, synthesis, power, place-and-route and DFT tools.
About the MIPS32 24K Family
The MIPS32 24K core family, which includes the 24Kc™, 24Kc Pro™, 24Kf™ and 24Kf Pro versions, offers performance from 400 to 550 MHz worst case in a 0.13 micron process, the highest frequency available in 32-bit synthesizable cores for embedded markets, while minimizing design time and reducing product costs. Tailored SOC design methodologies, an Open Core Protocol (OCP) interconnect structure, standard libraries and on-chip memories from industry-leading companies help speed time-to-market, an important advantage for a processor core suited to embedded consumer applications such as digital and interactive TVs, set-top boxes and DVD players.
About MIPS Technologies
MIPS Technologies, Inc. is a leading provider of industry-standard processor architectures and cores for digital consumer and business applications. The company drives the broadest architectural alliance that is delivering 32- and 64-bit embedded RISC solutions. The company licenses its intellectual property to semiconductor companies, ASIC developers and system OEMs. MIPS Technologies and its licensees offer the widest range of robust, scalable processors in standard, custom, semi-custom and application-specific products. The company is based in Mountain View, Calif., and can be reached at +1 (650) 567-5000 or www.mips.com.
|
Related News
- MIPS Technologies Licenses 32-Bit Architecture to Fulcrum Microsystems for Development of Industry's First High-Performance Clockless Processor
- Cadence and MIPS technologies Deliver Encounter Reference Methodology for Industry's Highest Performance 32-Bit Core Family
- MIPS Technologies Licenses 32-Bit Core to Proxim for Use in High-Speed Wireless Networking Products
- Accelerated Technology Announces Complete RTOS Solution for MIPS Technologies' Newest MIPS32 4K Family of 32-bit Processor Cores
- Actel and ARM Develop High-Performance 32-bit Processor Optimized for FPGAs
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
E-mail This Article | Printer-Friendly Page |