IKOS Systems and transeda promote complex System-on-Chip Verification seminars
IKOS SYSTEMS AND TRANSEDA PROMOTE COMPLEX SYSTEM-ON-CHIP VERIFICATION SEMINARS
--Explore the challenges and solutions for complex SoC design--
The seminars will be held May 15, 2001 in Birmingham , May 16, 2001 in Sophia Antipolis and May 18, 2001 in Munich. Full details of the times and locations can be found on the IKOS website along with an online registration - http://www.ikos.com/seminars . Registrations end close of day May 9, 2001.
"With companies spending 50-70% of system-on-chip development time on the verification of that device, the subject of verification productivity continues to be a hot topic," said Linda Prowse Fosler, vice president of marketing at IKOS Systems. "The companies working at the forefront of the complex designs are selecting the best in class tools to help them through this process. These seminars are creating an open forum for us to discuss some of the innovative solutions that are available to improve this process."
"The growing verification gap can only be addressed by applying a wide range of verification solutions," said Tom Borgstrom, vice president of marketing at TransEDA. "These seminars will give design and verification engineers an opportunity to learn new ways they can cut the system and IC verification time while reducing schedule and development risk."<
The seminars are aimed at both designers of complex ASIC devices and project managers and will draw on the experiences of both IKOS and TransEDA's customers. These seminars will show how verification solutions can accelerate product development, reduce cost and risk, and most important enables you to get your ASIC right the first time. Attendees will leave the seminar with a better understanding of high performance verification technologies, their application and benefits.
All seminars are free of charge but seats are limited. All attendees need to register for attendance at http://www.ikos.com/seminars.
ABOUT IKOS
IKOS Systems, Inc. (Nasdaq: IKOS) is a technology leader in high-performance design verification solutions including hardware and software simulation for language-based design, logic emulation for system integration and compatibility verification, and verification services. The company's mission is to help customers realize their high-complexity electronic systems through innovative design verification solutions. IKOS has direct sales operations in North America, UK, France, Germany, The Netherlands, Japan, and India, and a distribution network throughout Asia-Pacific and Israel. The corporate headquarters is at 79 Great Oaks Blvd., San Jose, Calif., 95119, (408) 284-0400
ABOUT TRANSEDA
TransEDA PLC (LSE: TRA.L) develops and markets software and IP for verifying electronic integrated circuit (IC) and system on a chip (SoC) designs. The company's verification IP library includes models for advanced microprocessors and bus interfaces. The company's design verification solutions perform system level testbench automation, configurable HDL checking, coverage analysis, test suite analysis, and state machine analysis. TransEDA's customers include 18 of the top 20 semiconductor vendors, which represent 74% of the worldwide semiconductor industry. For more information, contact TransEDA at 985 University Avenue, Los Gatos, California 95032, telephone (408) 335-1300, fax (408) 335-1319, email info@transeda.com, or visit http://www.transeda.com.
IKOS, VStation and VirtualWires are trademarks of IKOS Systems. TransEDA, Verification Navigator, VN-Cover, VN-Check, VN-State and VN-Optimize are trademarks of TransEDA PLC. All other brand or product names may be trademarks or registered trademarks of their respective companies and should be treated as such.
Related News
- TransEDA Again Accelerates System-On-Chip Verification with New Version of its Verification Navigator Environment <!-- verification -->
- Cadence Perspec System Verifier Delivers Up to 10X Productivity Improvement in System-on-Chip Verification
- SpringSoft's Siloti System Simplifies Visibility Automation and Debug Flow for System-on-Chip Verification
- Denali Launches New Product to Speed System-On-Chip Verification
- IEEE Ratifies First Open 'e' Language Standard for Verifying Complex System-on-Chip Designs
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
E-mail This Article | Printer-Friendly Page |