ChipIdea announces the silicon validation of CI3261Ba, a dual 12-bit 50MS/s pipeline ADC
Update: MIPS Technologies Acquires Chipidea (August 27, 2007)
Porto Salvo, Portugal – 19 April 2004, ChipIdea Microelectrónica, S.A., a leading analog and mixed-signal IP and SOC solutions provider, announces the silicon validation of CI3261Ba - a dual 12-bit 50MS/s pipeline ADC in a compact footprint (3.96mm2) that features competitive power dissipation (180mW) and dynamic performance suitable for emerging Broadband Communications (e.g. Multi-Antenna WiFi) as well as Imaging and Instrumentation Applications.The dual ADC is designed in 0.25um, 1P3M, MiM, 2.5V CMOS technology and includes internally generated references. Operated at 50MS/s, it exhibits 0.3 LSB DNL, 1 LSB INL, 69 dB SNR and –78 dB THD leading to a global performance of 11.1 effective bits (ENOB).
For details, please visit
http://www.chipidea.com/website_45c/ciflash/2004_4/flashnews200404.html
|
Related News
- ChipIdea announces the silicon validation of CI3350hf, a Dual 8 Bit 105MHz Pipeline ADC
- Empower Your Wi-Fi 6 and Wi-Fi 6E SoCs with 12-Bit 640Msps Dual Channel ADC and DAC IP Cores, Now Available for Immediate Licensing in Silicon Proven 22nm ULL and ULP Technology
- CHIPIDEA Announces Silicon Validation of a Very Compact 90nm 10-bit /105MHz ADC
- New Qualified 12-bit Linear Half Duplex Voice Codec from Chipidea Microelectronics SA
- T2M-IP Unveils the 12-bit 4Gsps ADC Silicon-Proven IP Core with Cutting-Edge Features, Silicon Proven and Ready to License
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |