eInfochips Launches Physical Design Services - Addresses Entire Chip Design Cycle
SANTA CLARA, Calif., April 6 -- eInfochips announced that it will provide physical design services together with its existing portfolio of front-end design & verification services. The company's service offering now runs the entire gamut of RTL-to-GDSII designs to provide customers with spec to silicon solutions.
The physical design services package covers library quality analysis, logic synthesis, DFT, floor planning, power estimation, silicon virtual proto-typing and cluster based CTS/ optimization to ensure that most critical blocks meet requirements for performance, area and power, and top level integration to smoothly combine the blocks.
The eInfochips team has expertise in layout design using both Magma and Cadence tool chains, and is now poised for onsite/ offshore projects. It has rich experience in designs ranging from Digital Video Processors and Communication Controllers to Interface Controllers and processor based SoC layout. The company is in partnership talks with several foundries for providing ASIC Libraries and back-end services directly to their customers.
"This step was required to become a true, value-added Spec to Silicon Company. We can now address the Physical Design requirements of our customers, who would much rather get the entire service cycle under one roof. Our engineers are all set to work on multi-million gate designs of multiple clock domains on latest technologies such as 0.18/ 0.13u and 90nm. We are geared to provide state of the art design services to the industry," said Bala Mullur, Area Sales Director (East Coast, USA) at eInfochips.
About eInfochips
eInfochips Inc., based in Santa Clara, is a leading provider of ASIC design services, Embedded systems solutions and IP cores. Their capabilities extend from Specification to Silicon, with knowledge spanning ASIC/SoC Design and verification, automated verification methodologies using HVL, eVC development, physical layout & implementation, firmware development, DSP hardware & algorithms and board design. The company's India and US design centers have delivered SoC and Embedded solutions to a variety of customers thus increasing their cost-effectiveness, reducing their time-to-market and growing their market strength. A partial list of customers includes Broadcom, LSI Logic, Cisco, Sun Microsystems, Philips, IDEO, Northrup Grumman. Web site: http://www.einfochips.com/
|
Related News
- eInfochips Launches Comprehensive Suite of ARM technology-based IP and Services and Joins ARM Connected Community Program
- Xiphera Launches nQrux™ Family of Hardware Trust Engines for Hardware-Isolated Cryptographic Services and Computing Environments
- EMA Design Automation to Spin-Off IP & Services Group to Enable Digital Transformation for the Entire CAD Industry
- Semidynamics launches first fully-coherent RISC-V Tensor unit to supercharge AI applications
- Semidynamics announces largest, fully customisable Vector Unit in the RISC-V market, delivering up to 2048b of computation per cycle for unprecedented data handling
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |