7 µW always on Audio feature extraction with filter banks on TSMC 22nm uLL
Xyalis offers unprecedented capabilities with its new GTmuch V6.0, multi-project wafer preparation and management system
Mask costs in the latest technologies become a key issue. This leads in new challenges in managing huge and heterogeneous databases. For prototyping, the adoption of MPW program allows dramatic cost saving by sharing these costs among multiple projects.
GTmuch
GTmuch is a specific tool for building and managing multi-project wafers masks. It provides advanced features to support complex reticule assembly constraints. GTmuch includes GDSII contributions validation prior database merging with name conflict resolutions, automatic placement optimization under parameterizable criteria, automatic metal-filling, final checks and MPW GDSII generation.
In addition to run time performance enhancements, this new release brings a new fully parameterizable graphic interface, and still, offers advanced scripting capabilities for process automation.
With this new version, GTmuch V6.0, now offer import/export capabilities based on industry standard XML format. User can interface with his preferred SQL compatible database and/or WEB based information system using simple standard procedure.
GTmuch generates a complete set of documentation in PDF or PS format for the different teams involved in the multi-project wafer such as reticule floorplan for designers, chip assembly/packaging resources as well as silicon area utilization for purchasing/billing department.
Availability
GTmuch is shipping today on 32-bit Linux, and 32-bit and 64-bits Solaris, HP-UX platforms. GTmuch price starts at $30.000 per year.
About Xyalis
XYALIS is a privately held company, founded in 1998, and located in Grenoble, France. XYALIS is the leading specialist in layout finishing and GDSII processing software. (www.xyalis.com)
|
Related News
- Europractice and UMC Offer 90nm Multi-Project Wafer Prototyping and Production Service
- SkyWater Launches Direct Multi Project Wafer (MPW) FastShuttle Program, Expanding Capabilities to Meet Growing Customer Momentum
- New automated online multi-project wafer quote system delivers instant pricing
- EnSilica teams with BaySand to provide ASIC UltraShuttle-65 multi-project wafer customers with configurable IP solutions
- BaySand to Initiate a Unique Low Cost Multi Project Wafer (MPW) Program That Redefines the Silicon Shuttle Concept
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |