Tool Talk: Will 3D chips challenge SoCs?

![]() ![]() | |
EE Times: Latest News How 3-D stacks up against SoCs | |
Richard Goering (05/03/2004 2:00 PM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=19400243 | |
![]() There are many advantages to building chips "up" rather than "out," according to ISPD presenters. Making an analogy to Manhattan skyscrapers, IBM's Robert Montoye noted that with cities and ICs alike, the fastest way to add bandwidth is to go up. There are various ways to do that with ICs, ranging from two dice stacked into a single package to truly 3-D, multilayer "vertical VLSI" packages that operate like a single piece of silicon. Going vertical, as opposed to across chips, means shorter interconnects, less power and more speed. Three-dimensional schemes can produce huge bandwidth advantages, according to Montoye. "We need more storage and more capacity, and we need to get off the main die because it's too expensive to put it on the main die," he said. Rafael Reif, professor of electrical engineering at the Massachusetts Institute of Technology (MIT), made an interesting point as he presented MIT's work with 3-D ICs. Why cram analog and digital circuits onto a single die and then wrestle with signal isolation? Why not, instead, put separate analog and digital "layers" in a vertical 3-D stack? One limiting factor for 3-D chips is a lack of EDA tools. MIT developed its own tools for 3-D placement and routing, design rule checking and layout management. There are still problems to resolve with 3-D chips, such as heat removal. There may be practical issues that make them unfeasible. But they do raise an interesting question: Are we so accustomed to thinking about chip design in two dimensions that we've ignored something obvious? The real message to the EDA community is that systems-on-chip, as envisioned, aren't the only game in town. It would be a mistake to assume that designers will put all their functionality on one die just because the process technology theoretically allows it. There may be better, faster and cheaper ways to get complicated systems out the door. EDA vendors should weigh the options and not put all their eggs in the SoC basket. Richard Goering is managing editor of Design Automation for EE Times.
| |
All material on this site Copyright © 2005 CMP Media LLC. All rights reserved. Privacy Statement | Your California Privacy Rights | Terms of Service | |

Related News
- What’s the cost for 3-D chips?
- NEO Semiconductor Announces the Development of its 3D X-AI Chip; Targeted to Replace Existing HBM Chips and Solve Data Bus Bottlenecks
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- ARM pushes chiplets and 3D packaging for Neoverse chips
- Samsung Foundry Certifies Cadence System Analysis and Advanced Packaging Design Tool Flow for 2.5/3D Chip Designs
Breaking News
- Arteris Wins Two Gold and One Silver Stevie® Awards in the 2025 American Business Awards®
- Faraday Adds QuickLogic eFPGA to FlashKit‑22RRAM SoC for IoT Edge
- Xylon Introduces Xylon ISP Studio
- Crypto Quantique announces QRoot Lite - a lightweight and configurable root-of-trust IP for resource-constrained IoT devices
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
Most Popular
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- Synopsys and TSMC Usher In Angstrom-Scale Designs with Certified EDA Flows on Advanced TSMC A16 and N2P Processes
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- M31 Collaborates with TSMC to Advance 2nm eUSB2 IP Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |