ChipIdea announces the silicon validation of CI3350hf, a Dual 8 Bit 105MHz Pipeline ADC
Update: MIPS Technologies Acquires Chipidea (August 27, 2007)
TagusPark-Porto Salvo, Portugal – 27 April 2004 - ChipIdea Microelectrónica, S.A., a leading analog and mixed-signal IP and SOC solutions provider, announces the silicon validation of CI3350hf - a complete dual 8-bit 105MS/s pipelined ADC core exhibiting exceptional performance in a compact footprint (1.5mm2) and featuring competitive power dissipation (75 mW).This dual ADC is designed in 0.25um, 1P5M, MiM, 2.5V/1.5V CMOS technology and is suited for high performance Communications and Imaging, and can be also used in Instrumentation applications.
For details, please visit http://www.chipidea.com/website/ciflash/2004_5/flashnews200405.html
About Chipidea Microelectrónica, SA
Chipidea is a leading semiconductor IP Company headquartered in Portugal providing solutions for complex connectivity, analog, mixed-signal and digital signal processing applications. Chipidea works together with all major open foundries as well as captive fabs from global semiconductor firms. Its broad portfolio ranges from AD/DA converters to Codecs, Power and Clock Management, AFEs for digital media and communications, wireless transceivers and USB physical interfaces. Chipidea employs over 160 people worldwide, with plans to reach 250 in 2006, and has offices in Europe, North America and Asia. Chipidea can be found on the web at http://www.chipidea.com.
|
Related News
- ChipIdea announces the silicon validation of CI3261Ba, a dual 12-bit 50MS/s pipeline ADC
- CHIPIDEA Announces Silicon Validation of a Very Compact 90nm 10-bit /105MHz ADC
- Empower Your Wi-Fi 6 and Wi-Fi 6E SoCs with 12-Bit 640Msps Dual Channel ADC and DAC IP Cores, Now Available for Immediate Licensing in Silicon Proven 22nm ULL and ULP Technology
- Imec and Holst Centre present ADC with record figure of merit suited for low energy radios
- Acacia Semiconductor Announces a New Family of Best-in-Class High-Speed 10-bit ADC IPs Silicon Proven in a 130nm Process
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |