Altera Offers First FPGA-Based Hardware Reference Platforms for DDR2, RLDRAM II, and QDRII Memories
Reference Platforms on Display at Denali Boston MemCon
San Jose, Calif., May 11, 2004 — Altera Corporation (NASDAQ: ALTR) today introduced the industry’s first two FPGA-based hardware reference platforms for use with DDR2 SDRAMs, QDRII SRAMs and RLDRAM II memory devices. Using Stratix® FPGAs to implement high-speed memory interfaces, these reference platforms provide designers with a comprehensive set of hardware implementation guidelines including layout, termination recommendations, and signal integrity (SI) analysis to simplify their design effort. Customers looking for higher performance can design today for Stratix II FPGAs, which deliver a 50 percent performance boost compared to Stratix devices and also out-perform the nearest competitive device family by 50 percent. Altera and leading memory vendors will be showcasing these new reference platforms in their booths at Denali MemCon in Boston, May 13.
“While memory interface performance is often critical for meeting the high system bandwidth requirements for advanced applications, designing them is often difficult and time-consuming,” stated David Lin, Denali’s vice president of applications engineering. “By offering the industry’s first FPGA-based reference platforms for DDR2 SDRAM, QDRII, and RLDRAM II memories, Altera is providing our mutual customers with flexible test platforms for design verification, thereby helping to reduce development costs and minimize redesigns.”
The RLDRAM II/DDR Stratix memory board features both separate I/O (SIO) and common I/O (CIO) RLDRAM II devices, along with four DDR SDRAM devices and one DDR module (DIMM). The DDR2/QDRII Stratix memory board features two DDR2 devices, one DDR2 DIMM and two QDRII devices. Both memory boards use the Stratix EP1S40 device.
“Stratix and Stratix II product families introduce a host of innovative features, including built-in DQS phase-shift circuitry, to simplify memory interface design,” said David Greenfield, Altera’s senior director of product marketing for FPGA products. “These architectural innovations have enabled Altera to deliver the first FPGA platforms for DDR2, QDRII, and RLDRAM II memory devices.”
Additional information, including schematics and design files for these new hardware reference platforms, are available now from local Altera sales representatives.
About the Stratix Device Family
The Stratix device family is the industry’s first family of production-qualified FPGAs built on a 0.13-micron, all-layer copper process and the winner of EDN magazine’s 2002 Digital IC Innovation Award. Featuring embedded DSP blocks, embedded RAM blocks and support for leading-edge and emerging I/O standards, Stratix devices give designers the performance and densities they need to meet the challenges of high-bandwidth system design. For more information about the Stratix device family, visit www.altera.com/stratix.
About Altera
Altera Corporation (NASDAQ: ALTR) is the world’s pioneer in system-on-a-programmable-chip (SOPC) solutions. Combining programmable logic technology with software tools, intellectual property, and technical services, Altera provides high-value programmable solutions to approximately 14,000 customers worldwide. More information is available at www.altera.com.
###
|
Intel FPGA Hot IP
Related News
- Industry's First FPGA-Based AES Reference Design Highlights Altera's Booth Demonstrations at NAB2005
- New Release of Altera's DSP Builder Accelerates Stratix II and Cyclone II FPGA-Based DSP Designs
- Intilop delivers on Altera FPGAs, their 7th Gen. industry first, Full TCP, UDP & IGMP Hardware Accelerator System with Dual 10G ports for all Hyper Performance Networking Systems
- Altera FPGA-Based Storage Reference Design Doubles Life of NAND Flash
- Altera and Lime Microsystems Demonstrate Completely Programmable RF- and FPGA-Based Solutions for Military Communications
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |