Magma to expand into structured ASICs, FPGAs
EE Times: Latest News Magma to expand into structured ASICs, FPGAs | |
Mike Santarini (05/17/2004 1:00 PM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=20301272 | |
SAN JOSE, Calif. — Having established itself as a provider of ASIC implementation tools, Magma Design Automation Inc. is turning its attention to FPGAs and structured ASICs. The company this week will release new products in its Blast line targeting those markets.
Blast FPGA includes the company's Blast Create logic-synthesis tool along with Palace, a physical synthesis tool Magma gained last year when it acquired Aplus Design Technologies. The Blast SA structured-ASIC offering, meanwhile, integrates modified versions of Blast Create with the Blast Fusion RTL-to-GDSII implementation tool. Both products are expected to be commercially available in August.
The company's success in the ASIC RTL-to-GDSII space has always "been about cost efficiency," said Nitin Deo, vice president of product marketing at www.magma-da.com">Magma Design, allowing customers to design bigger chips with fewer-but more productive-engineers. Magma is now applying that cost efficiency to the FPGAs and structured ASICs, Deo said.
"Applications are coming out in such a way that there will be some programmability required on the user side," he said. "Silicon is moving to a stage where there can be programmability and all-layer customizability, all on one die." Magma is offering tools to allow designers to take advantage of this new ability, he said.
Bryan Lewis, chief semiconductor analyst with Gartner Dataquest Inc., pegged the nascent structured-ASIC market at $35 million in 2003, and said it will grow to $100 million this year, then to $848 million and 1,000 design starts by 2007. "There's definitely a market here," said Lewis, who counted IBM, Fujitsu, LSI Logic and NEC among the first semiconductor players in this "array-based platform" market. Only Synplicity Inc. and a few privately held vendors supply tools for structured-ASIC design flows. Synplicity has been a big player in the FPGA synthesis market, as has Mentor Graphics Corp. But the two largest EDA vendors, Cadence Design Systems Inc. and Synopsys Inc., have yet to field a serious offering for FPGAs. Some say such tools aren't worth their efforts, largely because FPGA vendors offer their own design tools at low or no cost, conditioning FPGA users to expect low prices.
Synplicity's Synplify synthesis tool, however, proved there is money to be made in FPGAs. And as FPGAs get larger and sprout greater gate counts, some vendors believe users will need ASIC-class tools from commercial EDA companies.
Targeting both of those markets, Magma has given its FPGA and structured-ASIC offerings the same look and feel as the ASIC tools, ensuring that when FPGA designers step up to a structured ASIC or an ASIC, the design environment will be familiar.
Deo said both new offerings were built on Magma's unified data model and use the same interface as the ASIC Blast line. This is a key selling point for Magma's tools, because it gives users a seamless migration between FPGA and ASIC designs, said Deo.
To both versions, the company has added new partitioning and time-budgeting algorithms to provide a better understanding of programmable logic and structured-ASIC architectures.
Deo said users will perform synthesis and layout with Blast FPGA, and then place and route their designs using an FPGA vendor's tools. Magma, he said, has worked with FPGA vendors such as Altera Corp. and Xilinx Inc. to ensure that Blast FPGA correlates with their respective device families.
Similarly, Magma is in the early stages of engaging with structured-ASIC vendors, though Deo declined to name them. The company has announced it is working with intellectual-property vendor Virage Logic Corp. in this area. Virage provides a library for LSI Logic Corp.'s structured-ASIC offering.
Pricing for Magma's FPGA and structured-ASIC products will start at $50,000 per year for a three-year license.
| |
All material on this site Copyright © 2005 CMP Media LLC. All rights reserved. Privacy Statement | Your California Privacy Rights | Terms of Service | |
Related News
- Altera and PMC-Sierra Extend High-Speed Serial Options for FPGAs and Structured ASICs
- Microsemi's Mi-V Ecosystem Continues to Expand as New Member Antmicro Joins to Develop Mi-V RISC-V Processor Subsystems for PolarFire FPGAs
- Ultra-High Definition Video Encoding Now Feasible in Low-Cost FPGAs or Low-End ASICs
- First CAN FD Bus Controller IP Core for ASICs & FPGAs Available Now from CAST
- CAST Offers H.264 High-Profile Encoder IP Core for FPGAs and ASICs
Breaking News
- Kudelski IoT and PUFsecurity Combine IoT Security Strengths to Meet the Challenges of Increasing Global Regulation
- Alphawave Semi Joins UALinkâ„¢ Consortium to Accelerate High-Speed AI Connections
- AST SpaceMobile and Cadence Collaborate to Advance the World's First and Only Planned Space-Based Global Cellular Broadband Network
- Intel CEO's Departure Leaves Top U.S. Chipmaker Adrift
- Post-Quantum Cryptography: Moving Forward
Most Popular
- Intel Announces Retirement of CEO Pat Gelsinger
- Tenstorrent closes $693M+ of Series D funding led by Samsung Securities and AFW Partners
- Lip-Bu Tan quit Intel board after "differences" with CEO, says Reuters
- MIPS Releases P8700, Industry's First High-Performance AI-Enabled RISC-V Automotive CPU for ADAS and Autonomous Vehicles
- Arteris Deployed by Menta for Edge AI Chiplet Platform
E-mail This Article | Printer-Friendly Page |