English
Xyalis announce a new release of GTsmooth its density estimator and tiling engine
GRENOBLE, France - May 17, 2004 - XYALIS announced today that it has shipped GTsmooth V2.0, its next generation of model-based estimator and dummy tiles insertion tool.
Since 1995, a Chemical-Mechanical Polishing step has been adopted in the process to flatten wafer surface between each metal layer.
The approach of inserting "dummy" metal tiles in all empty areas is not satisfactory in some cases because it introduces to many parasitics.
Traditional methods have not been successful in solving this problem and It is necessary to use a model based algorithm to get the best results and to minimize the number of inserted tiles while achieving the highest yield.
GTsmooth, new graphical interface, provides now density maps of the chip, 3D representation of chip surface and 2D vertical cut curves for profile analysis with all measurements facilities. This new capability allows engineers to easily validate the chips or wafer database before processing and verify that target yields are achievable. This tool can be the foundation for a Go/No-Go test for CMP yields before chip processing.
This new tool has been validated and is in use at a number of foundries around the world. Several tier foundries are also evaluating this tool to measure the impact of dummies insertion with STI based processes.
A generic oxide CMP model can be provided as a foundation to accelerate a custom model development specifically adjusted to the target process. An STI model can be developed upon request.
Availability
GTsmooth is available today on 32-bit Linux, and 32-bit and 64-bit Solaris, HP-UX platforms. GTsmooth price starts at $30.000 per year.
About Xyalis
XYALIS is a privately held company, founded in 1998, and located in Grenoble, France. XYALIS is the leading specialist in layout finishing and GDSII processing software. (www.xyalis.com)
Since 1995, a Chemical-Mechanical Polishing step has been adopted in the process to flatten wafer surface between each metal layer.
The approach of inserting "dummy" metal tiles in all empty areas is not satisfactory in some cases because it introduces to many parasitics.
Traditional methods have not been successful in solving this problem and It is necessary to use a model based algorithm to get the best results and to minimize the number of inserted tiles while achieving the highest yield.
GTsmooth, new graphical interface, provides now density maps of the chip, 3D representation of chip surface and 2D vertical cut curves for profile analysis with all measurements facilities. This new capability allows engineers to easily validate the chips or wafer database before processing and verify that target yields are achievable. This tool can be the foundation for a Go/No-Go test for CMP yields before chip processing.
This new tool has been validated and is in use at a number of foundries around the world. Several tier foundries are also evaluating this tool to measure the impact of dummies insertion with STI based processes.
A generic oxide CMP model can be provided as a foundation to accelerate a custom model development specifically adjusted to the target process. An STI model can be developed upon request.
Availability
GTsmooth is available today on 32-bit Linux, and 32-bit and 64-bit Solaris, HP-UX platforms. GTsmooth price starts at $30.000 per year.
About Xyalis
XYALIS is a privately held company, founded in 1998, and located in Grenoble, France. XYALIS is the leading specialist in layout finishing and GDSII processing software. (www.xyalis.com)
|
||||||
Related News
- Tabula and Algo-Logic Collaborate to Release Second Generation Ternary Search Engine
- Intilop Corporation announces release of a whole new series of 4th Gen Ultra-Low latency; sub 100 ns, Full TCP Offload and UDP Offload Engines and System solutions for the entire Network Communication sector
- Lattice Announces Production Release of Highest Density LatticeECP3 FPGA
- Synfora Announces New Release of PICO Express -- Application Engine Synthesis for Fastest SoC Design
- XYALIS Announces GTsmooth, The First Hybrid Metal-Fill Tool
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
|
E-mail This Article | 
|
|
Printer-Friendly Page |