CAST IP Core Simplifies Smart Card Reader Integration
May 20, 2004 (IP Japan) Shinagawa, Japan — Semiconductor intellectual property (IP) provider CAST, Inc. today announced a new IP core that implements a Smart Card Reader interface and controller.
Smart cards embed a computer chip in a credit-card sized plastic card, and are gaining global popularity for personal identification, mobile phone personalization, credit/debit functions, satellite TV security, health care records storage, and other applications. The new CAST SCR-APB core acts as a communication controller, passing data between the host system and the smart card. It supports industry-standard specifications (SO/IEC 7816-3:1997[E] and EMV'96 3.1.1) and provides an interface to host systems using the popular AMBA™ Advanced Peripheral Bus (APB).
The SCR-APB is fully featured, and can activate and deactivate cards, execute cold/warm resets, handle ATR response reception, and perform other essential functions. Designed for ASIC or FPGA implementation, it produces efficient results, requiring for example just 6,500 ASIC gates (TSMC 0.13).
The SCR-APB core is available now; royalty-free pricing varies by configuration, and customers should contact CAST for details.
About CAST, Inc.
CAST provides nearly 100 different popular and standards-based cores including processors, interfaces, and application-specific functions for multimedia and encryption. ASIC, FPGA, and System-on-Chip (SoC) designers use these cores to significantly shorten their development time and reduce their overall costs.
The company has about 200 customers developing products in nearly every applications area. Privately owned and operating since 1993 with a focus on making IP practical and affordable, CAST has established a reputation for high-quality IP products, simple licensing, and responsive technical support. The company is headquartered near New York City, has a European office in the UK, and works with an international network of IP developers and distributors.
|
CAST, Inc. Hot IP
Related News
- Digital Core Design Introduces DSMART IP Core for smart card reader apps
- CAST Simplifies PCI Express FPGA Integration with Application-Level Interface Core
- New MIPI SDCA Specification Simplifies Audio Software Architecture and Driver Requirements, Optimizing Integration of Audio Devices into Open Host Platforms
- Lattice sensAI Solution Stack Simplifies Deployment of AI/ML Models on Smart Edge Devices
- HiTrend selects Dolphin Integration's cache controller for its next generation of smart energy metering chips
Breaking News
- Arteris Wins Two Gold and One Silver Stevie® Awards in the 2025 American Business Awards®
- Faraday Adds QuickLogic eFPGA to FlashKit‑22RRAM SoC for IoT Edge
- Xylon Introduces Xylon ISP Studio
- Crypto Quantique announces QRoot Lite - a lightweight and configurable root-of-trust IP for resource-constrained IoT devices
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
Most Popular
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- Synopsys and TSMC Usher In Angstrom-Scale Designs with Certified EDA Flows on Advanced TSMC A16 and N2P Processes
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- M31 Collaborates with TSMC to Advance 2nm eUSB2 IP Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |