Verisity Offers SpeXtreme for High Performance Chip- and System-Level Verification
Accelerated Testbench Compilation Enables 20-100x Acceleration Speed-up and Transition to Mhz System-Level Emulation
MOUNTAIN VIEW, CA – May 24, 2004 – Verisity Ltd. (Nasdaq:VRST), the leading supplier of Verification Process Automation (VPA) solutions, today announced a new product package specifically targeted for high-performance chip- and system-level verification. SpeXtreme™ integrates Verisity's e RCC compiler, SpeXsim™ and Xtreme®-II which combines direct testbench compilation, verification process automation, native compiled code mixed-language simulation and event-based acceleration and emulation. SpeXtreme is the easiest to use, offers performance improvements of 20-100x for simulation acceleration, and a smooth transition to Mhz system-level emulation.
SpeXtreme is a direct kernel integration of Verisity's recently announced SpeXsim and the Xtreme-II acceleration and emulation solution acquired with the acquisition of Axis Systems. SpeXsim combines Verisity's Specman Elite for process and testbench automation Specman Elite with Axis' world-class, event-based, mixed-language simulator Xsim. SpeXtreme enables customers to use the same verification environment, testbench and event-based simulation technology throughout their verification process, and see a significant performance boost. This provides the user with a very easy-to-use and seamless transition from simulation to high-performance acceleration and emulation.
"SpeXtreme is the second integrated product to combine Verisity's VPA solutions with Axis' scalable infrastructure technologies," said Steve Glaser, vice president of corporate marketing and business development for Verisity. "With SpeXsim and SpeXtreme, we are enabling our customers to effectively automate their verification processes across block, chip and system levels. At the project level, vManager, which we announced last year, works with SpeXsim and SpeXtreme to manage interdependent verification activities from specifications to closure."
In other news today, Verisity announced the Xtreme Server, a new multi-session, next-generation, acceleration and emulation solution that meets the requirements for high-performance chip- and system-level verification [see related press release dated May 24, 2004, "Verisity Announces Xtreme Server, Next-generation Multi-Session Acceleration/Emulation Solution"].
For the testbench integration, SpeXtreme also offers an incremental and analyzable bring-up, enabling customers to identify the parts of the verification environment that can be directly compiled to the ReConfigurable Computing (RCC) architecture to get the best performance. SpeXtreme takes advantage of the recently announced e behavioral processing technology that enables high-level mapping of abstract testbench constructs into the Xtreme II hardware engine.
SpeXtreme accelerates functional coverage and assertions directly onto the hardware box, including assertions written in the emerging IEEE P1647 verification language standard based on e, and assertions imported from 0-In Design Automation. In addition, Verisity plans to support the evolving design and assertion subsets of SystemVerilog and PSL.
SpeXtreme also enables engineers to follow verification best practices and use Verisity's e Reuse Methodology (eRM™) and System Verification Methodology (sVM™) guidelines. Through sVM, SpeXtreme offers automated support for specifying and generating system-level scenarios and it utilizes specialized algorithms to ensure scalability of capacity, performance and time-to-verification closure.
"Verisity's technology has enabled us to accelerate the verification of our systems, from IPs to SoC level. We reuse the Specman Elite verification environments we have developed for simulation, and we are using our Xtreme box earlier in the development process," said Tran Nguyen, Acceleration & Co-Simulation Manager for STMicroelectronics. "With SpeXtreme we will get a streamlined verification solution delivering highest performance in a shorter time."
"Extensive verification of our processors is key to their quality," said Pete Hutton, vice president of Engineering, ARC International Inc. "To deliver SpeXtreme, a fully integrated tool suite to accelerate system-level verification is important for us, especially as we can reuse the eRM-compliant verification IP that we have developed around our ARC 600 and ARC 700 processors."
Availability
SpeXtreme will be available on platforms running Sun Solaris and RedHat Linux in the fourth quarter of 2004.
About Verisity
Verisity Ltd. (Nasdaq: VRST) is the leading supplier of process automation solutions for the functional verification market. The Company addresses customers' critical business issues with its market-leading software and intellectual property (IP) that effectively and efficiently verify the design of electronic systems and complex integrated circuits for the communications, computing, and consumer electronics global markets. Verisity's VPA solutions enable projects to move from executable verification plans to module, unit, and chip/system level 'total coverage' and verification closure, while maximizing productivity, product quality, and predictability of schedules. The Company's strong market presence is driven by its proven technology, methodology and solid strategic partnerships and programs. Verisity's customer list includes leading companies in all strategic technology sectors. Verisity is a global organization with offices throughout Asia, Europe, and North America. Verisity's principal executive offices are located in Mountain View, California, with its principal research and development offices located in Rosh Ha'ain, Israel. For more information, visit www.verisity.com.
Verisity, the Verisity logo, eCelerator, eRM, Specman Elite, SpeXsim, SpeXtreme and sVM are either registered trademarks or trademarks of Verisity Design, Inc. in the United States and/or other jurisdictions. Xtreme is a registered trademark of Axis Systems, a Verisity company, in the United States and/or other jurisdictions. All other trademarks are the property of their respective holders. All other trademarks are the property of their respective holders.
|
Related News
- Cadence Enterprise System-Level Verification Enables Predictable Software, Hardware and System Quality
- Companies Band Together in Support of Electronic System-Level (ESL) Design and Verification at Upcoming Design Automation Conference
- Aldec Releases Riviera 2005.04 with All New System-Level Simulation Performance and Debugging
- Sonics integrates SMART Interconnect IP with Cadence and Coware Electronic System-Level (ESL) design-for-verification flow
- Denali and CoWare Team on System-Level Verification Solutions
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |