CoWare to Showcase its ESL Design Solutions at Upcoming Design Automation Conference, June 7-11 in San Diego
Company Highlights the Growing Electronic System Level Design Ecosystem
SAN JOSE, Calif. May 24, 2004 * * * CoWare Inc., the leading supplier of system-level electronic design automation (EDA) software and services, will showcase its latest technologies and products for electronic system level (ESL) design - including tools for hardware/software co-design, architecture of optimized SoC platforms, creation of embedded processors, and DSP algorithms - during the Design Automation Conference (DAC), to be held in San Diego, Calif., June 7-11, 2004 (www.dac.com). The company will also offer ESL and SystemC-focused seminars, panels, paper presentations and events at the conference.
"Due to complexity and embedded software, design is fundamentally changing and moving to ESL," said Mark Milligan, vice president of marketing at CoWare. "To increase awareness of the benefits of ESL design and verification, CoWare will take part in the official DAC program, and we have also added significant programming of our own this year. Attendees should be on the lookout for buttons that read 'ESL NOW!' available from CoWare and other companies involved with ESL. By wearing the buttons, attendees can help spread the word about ESL, and also win cash."
Mini-Seminars and Tutorials in CoWare Suite Number 1844 Attendees can register to attend two one-hour mini-seminars, given in the CoWare suite at various times throughout the conference:
- "SystemC & TLM: Learn from the Experts" This mini-tutorial will help attendees understand transaction-level modeling (TLM), including information about the new OSCI standard and the ESL solutions that can be built from it. Technical experts from the OSCI TLM working group will be on hand to answer questions.
- "Application-Specific Instruction-set Processors (ASIPs): What are they and why are they Important for SoC Design?" Through practical information and customer success stories, this seminar will address how ASIPs can add flexibility and reduce risk compared to fixed hardware, as well as help reduce power and time-to-market, increase performance, and improve hardware and software re-use.
Product and Solution Flow Demonstrations
In the CoWare booth, number 1844, attendees can see demonstrations of CoWare's leading ESL design tools, including the latest releases of its ConvergenSCT system-level design solution - featuring the industry's fastest SystemC simulator -and the LISATekT suite of tools for embedded processor modeling, design, and software tool generation. There will also be a demonstration entitled "ConvergenSC ESL Design-for-Verification" featuring the latest integration between the ConvergenSC and Cadence Incisive products. Attendees can also talk to an expert about this integration in the Cadence booth, where CoWare will be participating in Cadence's "Tech Talk" sessions.
Attendees can stop by the CoWare booth theatre to learn about ESL solution flows and the ESL ecosystem, featuring presentations from CoWare and its CoTeam partners. Every theatre presentation attendee will receive a gift and have the opportunity to be entered into a daily drawing for an Apple iPod. Attendees can also register to see several additional demonstrations of CoWare's tools and integrated flows available in the CoWare suite.
Free ESL Breakfast Event
CoWare and Cadence are sponsoring an ESL Design & Verification Breakfast on Wednesday, June 9, from 7:30 am to 9:00 a.m. in the Convention Center room 24ABC. At the event, experts will discuss worldwide economic and technological pressures driving adoption of ESL methods for design and verification. Representatives of major companies that have already made the move to ESL will discuss their experiences.
"Competitive Strategies for the Electronics Industry" DAC Business Track Panel
Alan Naumann, CoWare president & CEO, will moderate a panel session on remaining competitive in today's economy. This session will examine globalization, patents, intellectual property management, and strategic marketing. Each talk will cover a broad spectrum of approaches applicable to design, EDA, and IP-based companies. For complete information and to register, visit the DAC website: http://www.dac.com/41st/41acceptedpapers.nsf/websessions/100
Other Events and Tutorials
- SystemC Technology Symposium: CoWare is a co-sponsor of this event, entitled "System-level Design 2004: Here and Now." For more information and to register, visit: http://www.systemc.org/forum/forum.php?forum_id=87
- North America SystemC Users Group (NASCUG): CoWare is a sponsor of this first annual meeting. For more information and to register, visit: http://www.systemc.org/forum/forum.php?forum_id=88
- "System-level Power Management" Tutorial: Co-sponsored by CoWare, ChipVision and PowerEscape, this tutorial is part of the DAC hands-on-tutorial track. To learn more, visit: http://www.dac.com/41st/41acceptedpapers.nsf/0/E33614E54C2200F287256E59007B2E2B.
In addition to these panel presentations and events, CoWare will present two technical papers during the conference, entitled "A Novel Approach for Flexible and Consistent ADL-driven ASIP Design" and "Heterogeneous MP SoC-the Solution to Energy Efficient Signal Processing."
Registering for CoWare Events at DAC
For more information, including dates and times of CoWare's activities at DAC, and to register for the events listed in this announcement, visit www.CoWare.com and click on the DAC logo.
About CoWare
CoWare is the leading supplier of system-level electronic design automation (EDA) software tools and services. CoWare offers a comprehensive set of electronic system-level (ESL) tools that enable SoC developers to "differentiate by design" through the creation of system-IP including embedded processors, on-chip buses, and DSP algorithms; the architecture of optimized SoC platforms; and hardware/software co-design. The company's solutions are based on open industry standards including SystemC. CoWare's customers are major systems, semiconductor, and IP companies in the market where consumer electronics, computing, and communications converge. CoWare's corporate investors include ARM Ltd. [(LSE:ARM);(Nasdaq: ARMHY)], Cadence Design Systems (NYSE:CDN), STMicroelectronics (NYSE:STM), and Sony Corporation (NYSE:SNE). CoWare is headquartered in San Jose, Calif., and has offices around the world. For more information about CoWare and its products and services, visit http://www.coware.com.
* * *
LISATek and ConvergenSC are trademarks of CoWare, Inc. CoWare is a registered trademark of CoWare, Inc. in the United States. All other trademarks are the property of their respective owners
|
Related News
- Companies Band Together in Support of Electronic System-Level (ESL) Design and Verification at Upcoming Design Automation Conference
- CoWare to Showcase Leading Solutions for Electronic System Level (ESL) Design at VLSI Design 2005 & ICES Conference in Kolkata India, Jan. 3-5, 2005
- CoWare Highlights Complete ESL Design Solution at Upcoming DATE Conference, February 16-20 in Paris, France
- Agnisys to Present Functional Safety, Machine Learning, IoT Solutions, and More at the Design Automation Conference in San Francisco
- CoWare Collaborates with STMicroelectronics to Create an Advanced ESL Design Automation Environment for ST's Next Generation Custom Processors
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |