Xilinx And Amirix Announce MultiBERT Reference Design For Serial Backplane Validation
SAN JOSE, Calif., June 1, 2004 - Xilinx, Inc. (NASDAQ: XLNX), the world leader in programmable logic solutions and AMIRIX Systems, a leading provider of embedded systems design services, today announced MultiBERT, a free reference design specifically developed for use with Xilinx Virtex-II Pro FPGAs. The design leverages Virtex-II Pro's embedded RocketIO multi-gigabit serial transceivers (MGTs) to provide a multi-channel, high-speed serial tester for use in serial backplane validation applications. The MultiBERT reference design allows for the creation of test cards, which send Pseudo-Random Binary Sequence (PRBS) traffic simultaneously over multiple 622 Mbps to 3.125 Gbps backplane channels. For additional information visit www.xilinx.com/esp/multibert.
In a fully populated 14-slot chassis, MultiBERT allows for the simultaneous high-speed serial testing of all 91 channels (182 SerDes). By passing traffic over all traces simultaneously, severe crosstalk identifies any issues with the backplane. MultiBERT can be easily customized to accommodate the generation of specific 'aggressor' or 'killer' patterns, which tend to maximize crosstalk between the backplane traces. MultiBERT can also be implemented on line and switch cards to provide a built-in diagnosis feature for production or field-testing. The design uses the Virtex-II Pro's embedded IBM PowerPC to configure the MultiBERT core and report test statistics. Convenient collection of statistics from each test or line card is available via the built-in 10/100 Ethernet port. Also included in the reference design is a GUI based host application, which displays statistics for all active MGTs and allows selection of specific backplane configurations and test settings.
"Xilinx continues its leadership position in providing solutions to the networking and telecom markets through the delivery of the MultiBERT reference design," said Robert Bielby, senior director of Strategic Solutions Marketing at Xilinx. "AMIRIX and Xilinx teamed to deliver this valuable tool which facilitates the validation of serial backplane designs."
"The Virtex-II Pro provides a very powerful platform for high-speed serial backplane designs. In MultiBERT, AMIRIX was able to quickly build effective Linux-based embedded control and reporting software running on the embedded PowerPC," said Bruce Oakley, director of Embedded Systems Design at AMIRIX Systems.
Xilinx Online Resource for Serial Backplane Design
In addition to providing high performance silicon, software, IP, and free reference designs for serial backplane design, the Xilinx eSP web portal (www.xilinx.com/esp) is a proven resource for engineers with over seven million visits since its introduction. The latest segment of the eSP web portal is dedicated to delivering serial backplane solutions for networking and telecom products.
Pricing and Availability
The fully documented MultiBERT reference design is free of charge and available for immediate download at www.xilinx.com/esp/index.htm.
About AMIRIX
Founded in 1981, AMIRIX provides custom embedded systems design services for electronic product realization. Core capabilities include high performance board design and integration, programmable logic design, and embedded software design. AMIRIX solutions are flexible, time-to-market efficient, cost effective, and are found in defense, aerospace, medical applications and communications platforms. AMIRIX is also a Xilinx XPERTS Certified Diamond third party design partner. For more information, visit http://www.amirix.com/.
Xilinx is the worldwide leader in complete programmable logic solutions. For more information, visit www.xilinx.com.
|
Xilinx, Inc. Hot IP
Related News
- Xilinx shatters 2.4 TeraBit PICMG 3.0 bandwidth barrier by demonstrating 10Gbps serial signaling over ATCA backplane
- intoPIX, Adeas, and Nextera to showcase Reference design on IPMX at ISE 2022 on Xilinx Booth
- Imperas updates Free reference model riscvOVPsimPlus with new RISC-V P (SIMD/DSP) extension and Architectural Validation Test Suites
- Xilinx and Spline.AI Develop X-Ray Classification Deep-Learning Model and Reference Design on AWS
- Renesas Electronics Collaborates with Xilinx on Versal ACAP Reference Designs
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |