Prosilog demonstrates the integration of the TC4SOC Platform for STMicroelectronics with Magillem as per SPIRIT guidelines
"STMicroelectronics has been working closely with Prosilog with the common goal to demonstrate that Magillem(R) is the suitable environment to import, integrate IPs and generate a SoC platform compliant to the SPIRIT(*) recommendations," says Dominique Hénoff, Project Design Manager, Consumer & Microcontroller Groups.
"STMicroelectronics is a strong advocate of standardization IP exchange formats. This is why we have jointly initiated the SPIRIT consortium. Our TC4SOC platform is a good driver to demonstrate the capabilities of the EDA tools in that context; we are already very satisfied with the results the Magillem(R) environment from Prosilog is showing."
"Our Magillem(R) environment has been built natively around the XML language which is being standardized through the SPIRIT consortium" says Cyril Spasevski, Magillem(R) Project Manager for Prosilog. With STMicroelectronics collaboration, we have integrated all the IP blocks from the TC4SOC platform; we are able to generate not only the RTL code of the platform but the documentation and register shielding as well."
About Prosilog SA
Prosilog SA is developing innovative RTL & System Level Design EDA tools, as well as soft IP cores, which help SoC designers to reduce the cycle time of their product design. Prosilog SA provides solutions aiming at automating some of the conception and verification phases of SoC design.
The Prosilog's environment for specifying, verifying and implementing complex SoC's, handles system descriptions both at transactional and RTL levels and therefore, facilitates the SoC early architecture exploration phase.
Its graphical front-end, allows the easy integration of different IP blocks, the automatic interface and interconnect generation between IP's as well as the insertion of verification modules.
The IP Creator module enables the fast generation of a VCI, or OCP interface, making it easy to create a common interface for any IP portfolio.
The powerful translators SystemC/HDL and HDL/SystemC offer the necessary connection between both SystemC and HDL worlds.
(*) SPIRIT : Structure for Packaging, Integrating and Re-using IP within Tool flows
Magillem(R) and Nepsys(R) are registered trademarks of Prosilog SA.
All other trademarks are the property of their respective holders.
|
Related News
- Prosilog announces Magillem V3.0 supporting Eclipse platform
- Prosilog announces the integration of Yogitech's OCP eVC in Magillem
- Prosilog releases Magillem V2.2 with Spirit 1.0 IP packaging capabilities
- CEA-Leti Demonstrates Embedded FeRAM Platform Compatible with 22nm FD-SOI Node
- STMicroelectronics Integrates Ceva Cellular IoT Platform in its NB-IoT Industrial Module
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |