English
TriCN's PCI Express PHY Verified Using Denali PureSpec Verification IP
Analysis Proves TriCN Functionality Within Full PCI Express Environment
SAN FRANCISCO, CA - June 7, 2004 - TriCN, a leading developer of intellectual property (IP) for high-speed semiconductor interface technology, today announced the successful verification of its PCI Express PHY using Denali Software's PureSpec™ Verification IP, the industry's most widely adopted verification model for PCI Express. PureSpec's analysis verifies that TriCN's PCI Express PIPE macro is fully functional within a complete PCI Express environment, including Link Level Controller, Root Complexes, Bridges and Switches.
"We are pleased to have our PCI Express PHY verified by the PureSpec Verification IP," said Ron Nikel, co-founder and Chief Technology Officer of TriCN. "As High Performance Interface Specialists, TriCN applies a system level approach to all of our interface development, which has resulted in a tremendous track for customer success. Verification of our PCI Express PHY through use of PureSpec is another important validation of the TriCN design methodology."
"We've worked with TriCN on numerous high-speed interface designs and we continue to be impressed with their technical expertise and commitment to customer success," said David Lin, VP Denali. "TriCN has developed a robust design and verification methodology. We are very pleased that PureSpec delivered value in their verification flow and enabled delivery of a very high-quality end-product."
About TriCN's PCI Express PHY
TriCN PCI Express PHY is a fully PIPE (1.0a) compliant hard macro solution which includes the SerDes, the PIPE logic and the I/Os, and provides the industry's most efficient design for area and power. Supporting all lane configurations of the PCI Express spec, (X1, X2, X4, X8, X16, X32), TriCN's offering includes a true X1 solution. The PHY is delivered as a hard macro requiring no further RTL synthesis, significantly reducing engineering time and risk over comparable solutions with soft IP components.
Availability
TriCN's PCI Express PHY products are immediately available in the TSMC 130nm process.
About Denali PureSpec Verification IP
Used in over 40 PCI Express chip designs, PureSpec is the most widely used verification IP solution for simulating and verifying PCI Express design interfaces. PureSpec models all devices in the PCI Express topology, including the root complex, switch, endpoint, and PCI Express to PCI bridge. Within PureSpec, all protocol layers (physical, data link, transaction) of the PCI Express specification are completely modeled and can be simulated concurrently or independently. The product contains thousands of assertions that are monitored during simulation to ensure compliance with the PCI Express specification, and interoperability with other PCI Express devices. PureSpec provides seamless integrations to all popular EDA tools and verification languages, and is available for customer evaluation at: www.denali.com/purespec
About Denali Software
Denali Software Inc. is the world's leading provider of electronic design automation (EDA) tools and semiconductor intellectual property (SIP) solutions for chip interface design and verification. More than 400 companies worldwide use Denali's tools, technology, and services to design and verify complex chip interfaces for communication, consumer, and computer products. For more information, please visit Denali at www.denali.com or contact Denali directly at: 650-461-7200, or email: info@denali.com
About TriCN
Founded in 1997, San Francisco, California-based TriCN is a leading developer of high- performance semiconductor interface intellectual property (IP). The company provides a complete portfolio of IP for maximizing data throughput on and off the chip. All products are designed using rigorous signal integrity and timing analysis to ensure first time power-up success. Products include Base I/O libraries for pad-ring creation, high-performance memory and networking interfaces, multi-function I/O's compatible with multiple interface protocols, and multi-gigabit PHY products. TriCN's customers range from fabless semiconductor to systems companies and IDMs.
SAN FRANCISCO, CA - June 7, 2004 - TriCN, a leading developer of intellectual property (IP) for high-speed semiconductor interface technology, today announced the successful verification of its PCI Express PHY using Denali Software's PureSpec™ Verification IP, the industry's most widely adopted verification model for PCI Express. PureSpec's analysis verifies that TriCN's PCI Express PIPE macro is fully functional within a complete PCI Express environment, including Link Level Controller, Root Complexes, Bridges and Switches.
"We are pleased to have our PCI Express PHY verified by the PureSpec Verification IP," said Ron Nikel, co-founder and Chief Technology Officer of TriCN. "As High Performance Interface Specialists, TriCN applies a system level approach to all of our interface development, which has resulted in a tremendous track for customer success. Verification of our PCI Express PHY through use of PureSpec is another important validation of the TriCN design methodology."
"We've worked with TriCN on numerous high-speed interface designs and we continue to be impressed with their technical expertise and commitment to customer success," said David Lin, VP Denali. "TriCN has developed a robust design and verification methodology. We are very pleased that PureSpec delivered value in their verification flow and enabled delivery of a very high-quality end-product."
About TriCN's PCI Express PHY
TriCN PCI Express PHY is a fully PIPE (1.0a) compliant hard macro solution which includes the SerDes, the PIPE logic and the I/Os, and provides the industry's most efficient design for area and power. Supporting all lane configurations of the PCI Express spec, (X1, X2, X4, X8, X16, X32), TriCN's offering includes a true X1 solution. The PHY is delivered as a hard macro requiring no further RTL synthesis, significantly reducing engineering time and risk over comparable solutions with soft IP components.
Availability
TriCN's PCI Express PHY products are immediately available in the TSMC 130nm process.
About Denali PureSpec Verification IP
Used in over 40 PCI Express chip designs, PureSpec is the most widely used verification IP solution for simulating and verifying PCI Express design interfaces. PureSpec models all devices in the PCI Express topology, including the root complex, switch, endpoint, and PCI Express to PCI bridge. Within PureSpec, all protocol layers (physical, data link, transaction) of the PCI Express specification are completely modeled and can be simulated concurrently or independently. The product contains thousands of assertions that are monitored during simulation to ensure compliance with the PCI Express specification, and interoperability with other PCI Express devices. PureSpec provides seamless integrations to all popular EDA tools and verification languages, and is available for customer evaluation at: www.denali.com/purespec
About Denali Software
Denali Software Inc. is the world's leading provider of electronic design automation (EDA) tools and semiconductor intellectual property (SIP) solutions for chip interface design and verification. More than 400 companies worldwide use Denali's tools, technology, and services to design and verify complex chip interfaces for communication, consumer, and computer products. For more information, please visit Denali at www.denali.com or contact Denali directly at: 650-461-7200, or email: info@denali.com
About TriCN
Founded in 1997, San Francisco, California-based TriCN is a leading developer of high- performance semiconductor interface intellectual property (IP). The company provides a complete portfolio of IP for maximizing data throughput on and off the chip. All products are designed using rigorous signal integrity and timing analysis to ensure first time power-up success. Products include Base I/O libraries for pad-ring creation, high-performance memory and networking interfaces, multi-function I/O's compatible with multiple interface protocols, and multi-gigabit PHY products. TriCN's customers range from fabless semiconductor to systems companies and IDMs.
|
||||||
Related News
- Denali's PureSpec Used by Agere for PCI Express Interface Verification
- Denali's PureSpec Product Licensed by Sun Microsystems for PCI Express Design Verification
- Netronome's Network Flow Processor Utilizes Denali's Suite of PCI Express 2.0 Products for Virtualized Servers and Network Equipment
- NextIO Adopts Denali's Verification IP for New PCI Express Expansion and I/O Virtualization Module for Blade Systems
- Denali Announces Complete Bundle of I/O Virtualization Technology Solution With PureSpec PCI Express Verification IP
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |