LSI Logic Demonstrates 12 Gbit/S Serial Interface Circuitry in 90 Nanometer Process Technology
- Increases bandwidth by 400 percent over commonly used SerDes interfaces
- Easy integration into high speed SerDes cores in LSI Logic cell-based ASIC or RapidChip Platform ASIC designs
MILPITAS, Calif., June 14, 2004 -- LSI Logic Corporation (NYSE: LSI) today announced it has tested and validated 12 Gbit/s high-speed serial interface circuits in its G90TM 90-nanometer process technology. LSI Logics G90-based 12 Gbit/s interface technology enables serializer/deserializer (SerDes) cores with quadruple the bandwidth of existing backplanes and double the speed of planned 6 Gbit/s backplane upgrades. This industry-leading solution is designed to meet the requirements of the emerging Optical Internetworking Forum (OIF) CEI 11 LR (Long Reach) standard and provides a leap in performance for storage systems, networking, and telecommunications applications.
With our demonstrated 12 Gbit/s serial interface technology, LSI Logic provides an easy path to increase system bandwidth so that our leading ASIC and RapidChipTM Platform ASIC customers can differentiate their high-speed datacom, telecom, and storage systems designs, said Jean Bou-Farhat, vice president, CoreWare, LSI Logic. We continue to push the leading edge of technology in order to meet customers requirements for time-to-market, performance, reliability and flexibility.
In developing 12 Gbit/s serial interface technology, LSI Logic leveraged its extensive experience in high speed SerDes cores which support a range of applications from 155 Mbit/s SONET traffic to 6.4 Gbit/s backplane links. To achieve these breakthroughs with high-speed SerDes technology in 90 nanometer nodes, the companys high speed mixed signal engineers and packaging engineers worked closely together to provide a system solution with robust signal integrity, a necessary requirement for today's high-speed interfaces.
About CoreWare
The LSI Logic CoreWareTMIP library provides the industrys most comprehensive set of IP solutions that are of proven quality and are designed to work seamlessly with the standard-cell ASIC and RapidChipTM Platform ASIC design flows. Customers can leverage CoreWare IP solutions to significantly reduce risk and turn-around times with complex SoC designs. A dedicated worldwide IP support organization is available to assist customers in all aspects of CoreWare SoC design.
About LSI Logic Corporation
LSI Logic Corporation (NYSE: LSI) is a leading designer and manufacturer of communications, consumer and storage semiconductors for applications that access, interconnect and store data, voice and video. In addition, the company supplies storage network solutions for the enterprise. LSI Logic is headquartered at 1621 Barber Lane, Milpitas, CA 95035. http://www.lsilogic.com.
|
Related News
- ARM Announces First Production-Ready DDR1 And DDR2 Memory Interface IP On TSMC 90-Nanometer Process
- LSI Logic Shatters Previous Density/Performance Boundaries With 90 Nanometer RapidChip Platform ASICs
- LSI Logic Simplifies High-Speed Serial Interface Design with Expanded Rapidchip Xtreme Family of Platform ASICs
- MoSys Ports 1T-SRAM-Q Technology to NEC Electronics' 90-Nanometer Logic Process; Initial Silicon Verification Achieved for 1T-SRAM-R, in Fabrication for 1T-SRAM-Q
- Agere Systems Demonstrates Fastest SerDes Circuitry Utilizing 90 Nanometer Low-K Technology
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |