USB2.0 OTG PHY supporting UTMI+ level 3 interface - 28HK/55LL
QualCore Logic Validated as "Ready for IBM Technology"
>
Sunnyvale, Calif., June 29, 2004 –– QualCore Logic Inc., an intellectual property (IP) and full-service, mixed-signal application specific integrated circuit (ASIC) realization company, has been validated as Ready for IBM Technology’s 130 nanometer (nm) CMOS process technology. The Ready for IBM Technology program can help IBM’s foundry customers speed time to market, reduce development risk, lower development costs and improve return on investment by identifying design centers that have tested and validated their methodologies for compatibility with IBM technologies.
QualCore Logic offers a full complement of design services, from register transfer level (RTL) code development to fully verified GDSII, including comprehensive analog and mixed-signal design capabilities. In addition to these services, customers can also take advantage of QualCore Logic’s broad portfolio of analog and digital IP targeting IBM’s foundry processes.
“This validation conveys a strong message that QualCore Logic is a premier design service organization,” affirms Mahendra Jain, president of QualCore Logic. “As a result of this validation, QualCore Logic customers targeting IBM’s 130 nm process technology can confidently engage QualCore Logic to help them reduce the time to high volume, manufacturable silicon.”
"IBM is committed to offering customers comprehensive, technology-driven design solutions that can speed their time to market," said Walt Lange, director, foundry marketing, IBM Systems & Technology Group. "Working together with companies like QualCore Logic helps expand the portfolio of qualified IP and design services available to meet our customers' design-to-silicon requirements."
About QualCore Logic
Founded in 1994 as the Virtual IP Group, QualCore Logic provides ASIC design implementation and delivery of packaged and tested digital, mixed-signal and analog systems-on-chip (SoCs), based on silicon-proven IP. It can take an engineering or register transfer level (RTL) specification to GDSII through final silicon, and has designed 10-million gate chips implemented in .13 micron and other process technologies. It operates design and support centers in Sunnyvale, Calif., Plano, Texas, and Hyderabad, India. Corporate headquarters is located at: 1289 Anvilwood Avenue, Sunnyvale, Calif. 94089. Telephone: (408) 541-0730. Facsimile: (408) 541-0731. Web Site: http://www.qualcorelogic.com.
###
QualCore Logic Inc. acknowledges trademarks or registered trademarks of other organizations for their respective products and services.
|
Related News
- Jennic validated as "Ready for IBM Technology"
- TricCN interface technology validated as "Ready for IBM Technology"
- NSCore NVM IP "Ready for IBM Technology"
- QualCore Logic successfully validated various Analog IP cores and Special IO's
- Cosmic Circuits Announces New IP-cores with "Ready for IBM Technology" Validations
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |