English
Carbon, CoWare link RTL to SystemC
 | |
| EE Times: Latest News Carbon, CoWare link RTL to SystemC | |
| Richard Goering (06/29/2004 7:00 PM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=22102875 | |
| SAN JOSE, Calif. — Claiming that co-simulation between a SystemC simulator and an event-driven RTL simulator is no longer needed, EDA startup Carbon Design Systems has announced that its DesignPlayer hardware and software validation modeling system works in CoWare's ConvergenSC SystemC simulation environment. Carbon also joined CoWare's CoTeam partnership program. The link allows users to validate RTL versions of their designs in CoWare's SystemC simulation environment. It thus makes it possible to swap between architectural and RTL models, and to bring legacy IP into a SystemC simulation, according to representatives of both companies. Users feed Carbon's SpeedCompiler software synthesizable Verilog code, and the tool generates a high-performance engine — called DesignPlayer — that now includes an optional SystemC wrapper. Carbon claims DesignPlayer models are cycle and register accurate, and comparable in speed to designs running on hardware emulation. Thus, transferring designs into DesignPlayer models and running them with ConvergenSC will allow hardware engineers to quickly validate their RTL designs meet system specifications, and allow software engineers to get an early jump on validating software drivers, diagnostics and firmware, according to Carbon. | |
Related News
- CoWare and ARM Partner to Enable Rapid Configuration of AMBA NIC-301 Network Interconnect-based SoC Designs in SystemC
- CoWare and EVE Link Electronic System Virtualization and Emulation for ARM AXI-based Systems
- CoWare and Carbon Announce CoWare Model Library Availability of Implementation-Accurate Models of ARM IP
- CoWare and Rambus Announce Unique ESL Architecture Design Environment for Rambus' XDR Memory Architecture
- CoWare Introduces First Ever Checkpoint / Restart Capability for Native SystemC Virtual Platforms
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |