Carbon, CoWare link RTL to SystemC
![]() ![]() | |
EE Times: Latest News Carbon, CoWare link RTL to SystemC | |
Richard Goering (06/29/2004 7:00 PM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=22102875 | |
SAN JOSE, Calif. Claiming that co-simulation between a SystemC simulator and an event-driven RTL simulator is no longer needed, EDA startup Carbon Design Systems has announced that its DesignPlayer hardware and software validation modeling system works in CoWare's ConvergenSC SystemC simulation environment. Carbon also joined CoWare's CoTeam partnership program. The link allows users to validate RTL versions of their designs in CoWare's SystemC simulation environment. It thus makes it possible to swap between architectural and RTL models, and to bring legacy IP into a SystemC simulation, according to representatives of both companies. Users feed Carbon's SpeedCompiler software synthesizable Verilog code, and the tool generates a high-performance engine called DesignPlayer that now includes an optional SystemC wrapper. Carbon claims DesignPlayer models are cycle and register accurate, and comparable in speed to designs running on hardware emulation. Thus, transferring designs into DesignPlayer models and running them with ConvergenSC will allow hardware engineers to quickly validate their RTL designs meet system specifications, and allow software engineers to get an early jump on validating software drivers, diagnostics and firmware, according to Carbon. |
Related News
- CoWare and ARM Partner to Enable Rapid Configuration of AMBA NIC-301 Network Interconnect-based SoC Designs in SystemC
- CoWare and EVE Link Electronic System Virtualization and Emulation for ARM AXI-based Systems
- CoWare and Carbon Announce CoWare Model Library Availability of Implementation-Accurate Models of ARM IP
- CoWare and Rambus Announce Unique ESL Architecture Design Environment for Rambus' XDR Memory Architecture
- CoWare Introduces First Ever Checkpoint / Restart Capability for Native SystemC Virtual Platforms
Breaking News
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |