MoSys Licenses 1T-SRAM-R Embedded Memory to Open-Silicon
Delivers low power, superior reliability and ultimate density for high-performance ASIC applications using 0.13-micron standard logic process
SUNNYVALE, Calif.--(BUSINESS WIRE)--July 6, 2004-- MoSys, Inc. (Nasdaq:MOSY) the leading provider of high-density SoC embedded memory solutions and Open-Silicon, Inc., a fabless ASIC company that provides a predictable, reliable and cost effective alternative to traditional chip design and supply chain models, today announced the licensing of 1T-SRAM(R)-R(TM) embedded memory technology to Open-Silicon. MoSys' patented technology will enable Open-Silicon to provide its customers with high quality ASICs containing embedded memory, which will be fabricated in a standard logic process. The 1T-SRAM-R technology has been proven to dramatically reduce soft error rates (SERs) to fewer than 10 FIT/Mb in 0.13-micron process technology resulting in improved system-level reliability at a low cost while still maintaining the simple, industry-standard SRAM interface.
"MoSys' 1T-SRAM-R memory, including it's patented Transparent Error Correction(TM) (TEC(TM)) technology, provides a valuable solution for embedding large high-performance, low-power memories cost-effectively into SoC designs," said Rajesh Shah, Director of Engineering and IP at Open-Silicon. "1T-SRAM-R memory technology in collaboration with our OpenMODEL(TM) concept addresses our customer's growing need to make intelligent and informed choices that lower cost and reduce risk at each step of the ASIC implementation."
Open-Silicon joins a long and growing list of world-class MoSys-licensed companies who are using 1T-SRAM-R in a wide range of applications that require cost savings combined with the highest levels of quality, reliability and low power.
"We are very pleased to add Open-Silicon to our list of leading companies that have licensed our 1T-SRAM memory technology," said Mark-Eric Jones, vice president and general manager of intellectual property at MoSys. "As the proportion of integrated circuit die area occupied by embedded memory continues to grow, selection of the correct memory technology becomes one of the key decisions for IC designers. By choosing our 1T-SRAM-R embedded memory, Open-Silicon and their customers will take advantage of the industry's highest quality, lowest cost, embedded memory solution."
ABOUT OPEN-SILICON
Open-Silicon, Inc. is a fabless ASIC company delivering the most cost-effective, predictable and reliable custom ASIC solution to electronics product customers worldwide. Open-Silicon's OpenMODEL(TM) is the semiconductor industry's first end-to-end custom ASIC solution based on a revolutionary business model that provides a seamless, low-cost, low risk alternative to traditional models for complex ASIC design and development. For more information, visit Open-Silicon's website at www.open-silicon.com or call 408-523-1200.
ABOUT MOSYS
Founded in 1991, MoSys (Nasdaq:MOSY), develops, licenses and markets innovative memory technologies for semiconductors. MoSys' patented 1T-SRAM technologies offer a combination of high density, low power consumption, high speed and low cost unmatched by other available memory technologies. The single transistor bit cell used in 1T-SRAM technology results in the technology achieving much higher density than traditional four or six transistor SRAMs while using the same standard logic manufacturing processes. 1T-SRAM technologies also offer the familiar, refresh-free interface and high performance for random address access cycles associated with traditional SRAMs. In addition, this technology can reduce operating power consumption by a factor of four compared with traditional SRAM technology, contributing to making it an ideal technology for embedding large memories in System on Chip (SoC) designs. 1T-SRAM technology is in volume production both in SoC products at MoSys' licensees as well as in MoSys' standalone memories. MoSys is headquartered at 1020 Stewart Drive, Sunnyvale, California 94085. More information is available on MoSys' website at http://www.mosys.com.
<>SOURCE: MoSys, Inc. >"Safe Harbor" Statement under the Private Securities Litigation Reform Act of 1995: Statements in this press release regarding MoSys, Inc.'s business which are not historical facts are "forward-looking statements" that involve risks and uncertainties. For a discussion of such risks and uncertainties, which could cause actual results to differ from those contained in the forward-looking statements, see "Risk Factors" in the Company's Annual Report or Form 10-K for the most recently ended fiscal year.
|
Related News
- MoSys and Open-Silicon Pound Tharas Systems Design Into Production; Tharas Systems Hammer(R) Verification Appliances Powered by Large Number of High-Speed 1T-SRAM Memory
- Mosys licenses 1T-SRAM-R embedded memory to Hitachi information technology
- Mosys licenses 1T-SRAM-R embedded memory technology to Hitachi
- MoSys' 1T-SRAM-R Memory is Silicon-Proven On UMC's 0.13 Micron Logic Process
- AVID Electronics Licenses MoSys' 1T-SRAM Embedded Memory; SoC Design Company Uses 1T-SRAM Memory in Consumer Electronic Products
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |