IMEC proposes three memories for embedded RAM

![]() ![]() | |
EE Times: Latest News IMEC proposes three memories for embedded RAM | |
Peter Clarke (07/13/2004 10:21 AM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=23900385 | |
SAN FRANCISCO — The Belgian research institute IMEC has invited companies and other research centers to participate in a collaborative research program on novel memories for embedded RAM. IMEC claimed that its expertise with the three memory types and relevant materials would allow the program to generate useful results within six to 18 months. IMEC (Leuven, Belgium) is proposing three novel forms of memory architecture for research, targeted at second and higher levels of on-chip cache memory to be implemented in the 45-nm manufacturing node and below. The three memory types are: direct tunneling RAM; a ferroelectric field effect transistor; and an silicon-on-insulator (SOI) floating body cell. The three concepts will be implemented in silicon by the end of 2004 to demonstrate their feasibility, IMEC said. The direct-tunneling RAM uses a 1.5-nm thick oxide flash memory structure in which the charge can be stored on either a floating gate or on a charge-trapping layer. In both cases, the use of high-k materials is being considered to lower the write/erase voltages. First simulation results showed the possibility of a 10-ns programming time at the 45-nm node. IMEC is again proposing the use of high-k materials within the ferroelectric field effect transistor, a memory that is different to the capacitor-based ferroelectric RAM. The floating body cell is a memory effect in SOI devices initially developed at IMEC in 1988, the organization said. The technology is now being adapted for planar as well as FinFET device structures.
| |
All material on this site Copyright © 2005 CMP Media LLC. All rights reserved. Privacy Statement | Your California Privacy Rights | Terms of Service | |

Related News
- At Embedded World 2023, Dolphin Design showcases AI-based vision applications at sub-mW level that fit in less than 1MB RAM
- Flex Logix Extends Embedded FPGA-in-SoC Architecture with New Block RAM and DSP Cores
- Memoir Systems' Renaissance 10x Brings Ultra High Performance to Embedded Memories
- Dolphin Integration highlights an innovative solution to improve drastically the performance of Embedded Flash memories
- Synopsys Announces DesignWare Embedded Memories and Logic Libraries for TSMC 28-nanometer Processes
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |