English
Scalable and Interactive Inductor Design Kit by Advanced RFIC (S) Pte Ltd
Singapore , 25 July, 2004 - From Advanced RFIC (S) Pte Ltd comes a truly scalable and interactive inductor design kit targeted for Radio Frequency (RF) applications, allowing RF integrated circuits (IC) designers to reduce a considerable amount of time from their design cycles and, more importantly, to achieve first pass silicon design success.
Integrated inductors are the performance-limiting devices of RF circuits used widely in low-noise amplifiers (LNA), mixers, voltage-controlled oscillators (VCO) and power amplifiers (PA). ARFIC’s revolutionary Interactive Inductor Design Kit can now provide RFIC designers with an interactive, accurate and fully scalable inductor selector tool. The design kit consists of a scalable library of inductors with a built-in DeviceSolverTM to help designers select inductors with inductance values at the operating frequencies of their interests. A flow chart is shown in Figure 1. These informative plots offer the designers with in-depth previews of how the inductors would behave over a wide range of frequencies. Figure 2 and 3 shows the Inductances versus Frequency and Quality Factors versus Frequency plots respectively. The design kit undoubtedly improves the efficiency and the performance of the RFIC design. This accurate and scalable inductor design kit comes with silicon-verified model, symbol, DRC, LVS files, and it integrates seamlessly into Cadence1 environment and Process Design Kits, proving itself to be an invaluable tool to any RFIC designers. (for more information about Advanced RFIC, please visit www.arfic.com)
About Advanced RFIC
Advanced RFIC (S) Pte Ltd (www.arfic.com), a leading RF IC design solution provider and device modeling house, was setup in Singapore. It provides test chip design, characterization and model extraction for different active and passive devices to wafer level testing up to 300mm in dimension. Advanced RFIC develop scalable foundry design kit (FDK) that automatically generates scalable and silicon-verified layout for active and passive devices together with their respective equivalent hardcore models and symbols in a common design platform. It also provides silicon verified RF IC IPs and custom made IP to the semiconductors design industries.
Note1: Cadence is a registered trademark of Cadence Design Systems, Inc
Integrated inductors are the performance-limiting devices of RF circuits used widely in low-noise amplifiers (LNA), mixers, voltage-controlled oscillators (VCO) and power amplifiers (PA). ARFIC’s revolutionary Interactive Inductor Design Kit can now provide RFIC designers with an interactive, accurate and fully scalable inductor selector tool. The design kit consists of a scalable library of inductors with a built-in DeviceSolverTM to help designers select inductors with inductance values at the operating frequencies of their interests. A flow chart is shown in Figure 1. These informative plots offer the designers with in-depth previews of how the inductors would behave over a wide range of frequencies. Figure 2 and 3 shows the Inductances versus Frequency and Quality Factors versus Frequency plots respectively. The design kit undoubtedly improves the efficiency and the performance of the RFIC design. This accurate and scalable inductor design kit comes with silicon-verified model, symbol, DRC, LVS files, and it integrates seamlessly into Cadence1 environment and Process Design Kits, proving itself to be an invaluable tool to any RFIC designers. (for more information about Advanced RFIC, please visit www.arfic.com)
About Advanced RFIC
Advanced RFIC (S) Pte Ltd (www.arfic.com), a leading RF IC design solution provider and device modeling house, was setup in Singapore. It provides test chip design, characterization and model extraction for different active and passive devices to wafer level testing up to 300mm in dimension. Advanced RFIC develop scalable foundry design kit (FDK) that automatically generates scalable and silicon-verified layout for active and passive devices together with their respective equivalent hardcore models and symbols in a common design platform. It also provides silicon verified RF IC IPs and custom made IP to the semiconductors design industries.
Note1: Cadence is a registered trademark of Cadence Design Systems, Inc
|
||||||
Related News
- Keysight, Synopsys, and Ansys Accelerate RFIC Semiconductor Design with New Reference Flow for TSMC's Advanced 4nm RF FinFET Process
- Silicon Labs Selects CoreHW Advanced Bluetooth AoA Switch for Dual Polarized Antenna Array Pro Kit
- Synopsys Announces VDK for Freescale S32V200 MCU Family for Advanced Driver Assistance Systems Development
- OCP-IP Announces Newly Enhanced Advanced Accellera Systems Initiative SystemC TLM Kit
- OCP-IP Provides Virtual Platform Leveraging Advanced OCP SystemC TLM Modeling Kit
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |