Soft Mixed Signal Corporation Names Denali Software PCI Express Interface Verification Vendor
PALO ALTO, Calif., July 26 /PRNewswire/ -- Soft Mixed Signal Corporation today said that it has standardized its interface verification process with software from Denali Software Inc., the leading provider of electronic design automation (EDA) tools and intellectual property (IP) for chip interface design and verification. It is using Denali's PureSpec(TM) PCI Express verification IP to verify its PCI Express PHY Interface for its PCI Express (PIPE) compliant PHY IP. In partnership with Denali Software, it will also distribute and market an integrated PIPE PHY IP with PureSpec.
The combination of Soft Mixed Signal PHY IP and Denali's PureSpec verification IP produces a verification environment that ensures interoperability and PCI Express compliance. Designers can find potential bugs early in the development cycle before system on chip (SoC) designs are implemented in silicon, saving development time and getting higher quality products to market faster.
"Delivering high-quality products for our customers' next-generation chips is of critical importance to us," notes Muzaffer Kal, chief technology officer (CTO) of Soft Mixed Signal Corporation. "Denali's PureSpec has allowed us to deliver a fully compliant, verified and highly reliable PHY IP. We are impressed with the sophisticated system environment generated by PureSpec. It covers the complete PCI Express topology and tests boundary conditions and various operating modes required for complete interoperability verification."
Adds David Lin, Denali's vice president of product marketing: "We are pleased to be working together with the talented team at Soft Mixed Signal with its new technology for PCI Express designs. Companies like Soft Mixed Signal Corporation need to be confident that their cores will work as intended within customer designs. This is the assurance that our PureSpec product offers."
About Soft Mixed Signal's PCI Express PIPE PHY IP
Soft Mixed Signal's SMSPIPE IP is PCI-Express 1.0a and PIPE Specification compliant PHY Core. Differentiating features include: unique and proprietary clock recovery architecture for noise tolerant performance; portable and able to be integrated with SoC applications; SMS' novel and proprietary approach to multi-lane architecture yields fully-modularized, optimal single lane and flexible multi-lane (up to 32X) designs; very competitive power dissipation; smallest die size available. SMSPIPE is available on 180nm and 130nm processes.
About Soft Mixed Signal Corporation
Founded in 1995, Soft Mixed Signal Corporation is a leading semiconductor IP company offering innovative solutions for LAN, WAN and high-speed connectivity markets. Headquartered in Santa Clara, Calif., it develops system-level PHY (Physical Layer) / transceiver semiconductor integrated circuit (IC) solutions for LAN, WAN, SAN/Connectivity markets using proprietary mixed-signal and digital signal processing (DSP) technologies. Soft Mixed Signal Corporation can be reached on the Internet at: http://www.softmixedsignal.com .
About PureSpec
PureSpec is the most widely used verification IP product for simulating and verifying PCI Express design interfaces. It models all devices in the PCI Express topology, including the root complex, switch, endpoint and PCI Express to PCI bridge. Within PureSpec, all protocol layers -- physical, data link and transaction -- of the PCI Express specification are modeled and can be simulated concurrently or independently. It contains thousands of assertions monitored during simulation to ensure compliance with the PCI Express specification and interoperability with other PCI Express devices. PureSpec provides seamless integrations to EDA tools and verification languages. It is available for customer evaluation at: http://www.denali.com/purespec .
About Denali Software
Denali Software Inc. is the leading provider of electronic design automation (EDA) software and Intellectual Property (IP) solutions for chip interface design, integration, and verification. More than 400 companies worldwide use Denali's tools, technology and services to design and verify complex chip interfaces for communication, consumer and computer products. Corporate headquarters are located at: 1850B Embarcadero Road, Palo Alto, Calif., 94303. For more information, visit Denali at www.denali.com. Or, contact Denali by phone at: 650-461-7200.
NOTE: Denali, The Denali logo, Databahn, eMemory, MMAV, and PureSpec are trademarks of Denali Software Inc. PCI Express is a registered trademark of PCI-SIG. All other trademarks are the property of their respective owners.
|
Soft Mixed Signal Corp. Hot IP
Related News
- Denali Software First to Announce Verification IP for PCI Express 3.0 Designs
- ASIC Architect, Inc. Selects Denali PureSpec for PCI Express Interface Verification
- Soft Mixed Signal Corporation Announces PCI-Express PHY IP
- Denali's PureSpec Used by Agere for PCI Express Interface Verification
- Siemens' state-of-the-art Symphony Pro platform expands mixed signal IC verification capabilities
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |