English
Altera announced two IP cores for DSP
 |
IP cores for DSP
By David Larner - Embedded Systems,
March 21, 2001 (12:18 p.m. EST)
URL: http://www.eetimes.com/story/OEG20010321S0020
Altera announced two intellectual property (IP) cores for the digital signal processing (DSP) marketplace for implementation on the company's programmable logic devices (PLDs). These cores are designed for the communications applications. Each signal processing IP core has been rigorously tested and meets the requirements of IEEE and other communications standards setting bodies. One is an infinite impulse response (IIR) structure that has been developed to meet the needs of automatic gain control circuits (AGC), Goertzel algorithm implementation, digital direct synthesis, or cascaded integrated comb (CIC) filters. The IIR order 2 filter, for industrial control applications, can be implemented in Altera's APEX EP20K30E devices
Related News
- Dolphin unveils two break-through DSP and AI digital platforms dedicated to edge computing applications
- OFC 2019: eSilicon to demonstrate two 7nm IP products, 56G DSP SerDes over a 5-meter Samtec cable assembly and a complete HBM2 PHY subsystem
- Altera Quartus II Software v14.1 Enables TFLOPS Performance in Industry's First FPGA with Hardened Floating Point DSP Blocks
- Altera Changes the Game for Floating Point DSP in FPGAs
- New DINI Two Chip Altera Stratix V Board for High-Speed, Low-Cost, ASIC Prototyping
Breaking News
- Micon Global and Silvaco Announce New Partnership
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
Most Popular
|
E-mail This Article | 
|
|
Printer-Friendly Page |