NoC Silicon IP for RISC-V based chips supporting the TileLink protocol
Samsung Standardizes On Synopsys DesignWare USB IP
Multi-Year License Agreement Gives Samsung Access to Broad Portfolio of DesignWare IP
MOUNTAIN VIEW, Calif., August 30, 2004 - Synopsys, Inc. (Nasdaq:SNPS), the world leader in semiconductor design software, today announced that Samsung Electronics Co. Ltd., a leader in advanced semiconductor technology, has signed a multi-year license agreement for Synopsys' DesignWare® intellectual property (IP). Under the terms of the agreement, Samsung is licensing the DesignWare Cores IP portfolio, which includes the industry-leading PCI Express and USB families of digital cores and analog PHYs. The first DesignWare IP Core Samsung will use in its devices under the license agreement is the USB 2.0 PHY core. By standardizing on Synopsys' certified Hi-Speed USB 2.0 PHY core, Samsung will more quickly deliver flexible, cost-effective USB 2.0-enabled products based on 130 nanometer (nm) and 90-nm process technology to its ASIC customers.
"Outsourcing select IP lets our engineers focus on the value-added portions of the design such as quality, features and performance," said K. H. Kim, vice president of ASIC business at System LSI division, Samsung Electronics. "This agreement with Synopsys will add industry-leading PCI Express and USB technology to the variety of proven IP cores provided by Samsung's ASIC business. Based on Samsung's diverse IP portfolio of high performance and feature-rich ASIC products, we can fully satisfy the high demands of our customers."
"We've enjoyed a long and successful relationship with Samsung and are proud to be chosen as their IP provider, delivering the high-quality IP and dependability that they demand," said John Chilton, senior vice president and general manager of Synopsys' Solutions Group. "With this multi-year agreement, we can look forward to extending our relationship with Samsung as a design partner."
About DesignWare Cores
DesignWare Cores provide system designers with silicon proven, digital and analog connectivity IP for some of the world's most recognized products including communications processors, routers, switches, game consoles, digital cameras, computers and computer peripherals. The DesignWare IP family includes industry leading connectivity IP Cores and Verification IP (e.g., USB 1.1, USB 2.0, USB 2.0 PHY, USB 2.0 OTG, USB 2.0 OTG PHY, PCI, PCI-X®, PCI Express™, Ethernet…), AMBA™ on-chip bus (logic, peripherals, verification IP) and microcontrollers (8051, 6811). Provided as synthesizable RTL source code or in GDS format, these cores enable designers to create innovative, cost-effective systems-on-chip and embedded systems. Synopsys provides flexible licensing options for the DesignWare Cores. Each Core can be licensed individually, on a fee-per-project basis or users can opt for the Volume Purchase Agreement, which enables them to license all the cores under one simple agreement. For more information on DesignWare IP, visit www.synopsys.com/designware.
About Synopsys
Synopsys, Inc. (Nasdaq:SNPS) is the world leader in electronic design automation (EDA) software for semiconductor design. The company delivers technology-leading semiconductor design and verification platforms and IC manufacturing software products to the global electronics market, enabling the development and production of complex systems-on-chips (SoCs). Synopsys also provides intellectual property and design services to simplify the design process and accelerate time-to-market for its customers. Synopsys is headquartered in Mountain View, California, and has more than 60 offices located throughout North America, Europe, Japan and Asia. Visit Synopsys online at http://www.synopsys.com.
Synopsys and DesignWare are registered trademarks of Synopsys, Inc. All other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.
|
Synopsys, Inc. Hot IP
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys Collaborates with Samsung Foundry to Develop DesignWare IP for Samsung 8-nm FinFET Process
- Synopsys Announces Availability of DesignWare IP on Samsung 14LPP and 10LPP Process Technologies
- Synopsys Showcases DesignWare IP Solutions for USB 3.1 and PCI Express 4.0 at Intel Developer Forum 2014
- Synopsys DesignWare USB 3.0 IP Shipped in More Than 100 Million Production SoCs
- Synopsys' New Silicon-Proven DesignWare USB 3.0 and USB 2.0 femtoPHY IP Cut Area by 50 Percent
Breaking News
- HPC customer engages Sondrel for high end chip design
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- TSMC drives A16, 3D process technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
E-mail This Article | Printer-Friendly Page |