Dolphin's Read-Only Memory generator embeds the highest density on standard CMOS
September 1, 2004 -- Dolphin Integration has released its CASSIOPEIA-HSL architecture for the tROMet-LP in both 0.18 µm and 0.13 µm logic CMOS.
Its aggressive ultra-high density and low-power trade-off is a must for portable devices and it already prevails in wireless equipment such as Bluetooth modules.
Expected area savings over usual metal ROMs: 2 mm2 in 0.18 µm and 1 mm2 in 0.13 µm process for an instance of 4 Mbit.
Under worst-case conditions for dynamic power consumption, an 8 Mbit tROMet instance in TSMC 0.18 µm consumes only 170 µA/MHz, for an area of 5.048 mm2.
Flip-tROMet-LP-0.18µm-CASSIOPEIA-HSL - generates instances at will from 1 Mbit up to 8 Mbit thanks to its three-layer programming patent and features:
- 2-bit patented bit-cell for featuring high-density
- Auto sequencing for top yield together with data signal matching
- The smart architecture enhancing command signal simplicity
- A breakthrough in both high-speed and low-power.
Figure-out your preferred instance on-line by Front-End Generation for FREE at:
http://www.dolphin.fr/flip/ragtime/ragtime_overview.html
|
Dolphin Design Hot IP
Related News
- Ultra high density standard cell library SESAME uHD-BTF to enrich Dolphin Integration's panoply at TSMC 90 nm eF and uLL
- Dolphin Integration enable Dongbu HiTek's users to benefit from their ultra high density standard cell library
- Disruption in library offering for the 90 nm LP process with Dolphin Integration's new generation of High Density Standard Cells
- Virage Logic's AEON(R) Becomes the First Multi-Time Programmable Embedded Non-Volatile Memory Available on a Standard CMOS Process Qualified to Rigorous Automotive Standard AEC-Q100
- Toshiba Develops World's Highest-Bandwidth, Highest Density Non-Volatile RAM
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |