Dolphin's Read-Only Memory generator embeds the highest density on standard CMOS
September 1, 2004 -- Dolphin Integration has released its CASSIOPEIA-HSL architecture for the tROMet-LP in both 0.18 µm and 0.13 µm logic CMOS.
Its aggressive ultra-high density and low-power trade-off is a must for portable devices and it already prevails in wireless equipment such as Bluetooth modules.
Expected area savings over usual metal ROMs: 2 mm2 in 0.18 µm and 1 mm2 in 0.13 µm process for an instance of 4 Mbit.
Under worst-case conditions for dynamic power consumption, an 8 Mbit tROMet instance in TSMC 0.18 µm consumes only 170 µA/MHz, for an area of 5.048 mm2.
Flip-tROMet-LP-0.18µm-CASSIOPEIA-HSL - generates instances at will from 1 Mbit up to 8 Mbit thanks to its three-layer programming patent and features:
- 2-bit patented bit-cell for featuring high-density
- Auto sequencing for top yield together with data signal matching
- The smart architecture enhancing command signal simplicity
- A breakthrough in both high-speed and low-power.
Figure-out your preferred instance on-line by Front-End Generation for FREE at:
http://www.dolphin.fr/flip/ragtime/ragtime_overview.html
|
Dolphin Semiconductor Hot IP
Related News
- Ultra high density standard cell library SESAME uHD-BTF to enrich Dolphin Integration's panoply at TSMC 90 nm eF and uLL
- Dolphin Integration enable Dongbu HiTek's users to benefit from their ultra high density standard cell library
- Disruption in library offering for the 90 nm LP process with Dolphin Integration's new generation of High Density Standard Cells
- Virage Logic's AEON(R) Becomes the First Multi-Time Programmable Embedded Non-Volatile Memory Available on a Standard CMOS Process Qualified to Rigorous Automotive Standard AEC-Q100
- Toshiba Develops World's Highest-Bandwidth, Highest Density Non-Volatile RAM
Breaking News
- Equal1 advances scalable quantum computing with CMOS-compatible silicon spin qubit technology
- New Breakthroughs in China's RISC-V Chip Industry
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Intel Announces Strategic Investment by Silver Lake in Altera
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- AMD Achieves First TSMC N2 Product Silicon Milestone
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |