USB2.0 OTG PHY supporting UTMI+ level 3 interface - 28HK/55LL
Genesys Logic Introduces PCI Express and GigaSata Serial ATA Products at Intel Develop Forum
Genesys Logic will highlight its latest product families at the Moscone Convention Center during IDF in booth number 1047, South Hall.
GL9714 and GL9711 are the first PCI Express 4-lane and 1-lane PIPE PHY in the industry implemented in a 0.18ìm standard digital CMOS process. GL9714 and GL9711 fully comply with both the PCI Express Base Specification Revision 1.0a and the PHY Interface for the PCI Express (PIPE) Architecture version 1.0 from Intel. GL9714 is a four-lane transceiver, which can be combined and expanded to 8/16/32 lanes in the system designs. It meets the demand of various bandwidth requirements for networking, graphics, storage, and many other high-speed applications.
The GL9701 (GigaCourier/SFO) is a 1-lane PCI Express to PCI bridge. In addition to PCI Express spec, it fully complies with PCI Local Bus Specification 2.3 and PCI Express to PCI Bridge Specification Revision 1.0a. On the PCI side, it supports up to 4 devices. The PCI bus is 32-bit wide and capable of running at either 33 or 66MHz, with PCI LOCK# support. It will be available at the end of 2004 in QFP packages.
The Genesys Logic GigaSata product family extends the success of its highly acclaimed PCI Express SerDes technology into the rapidly growing SATA storage market. GigaSata products are based on GLI’s proprietary low-power SATA 3.0Gbps PHY, which is also the first in the industry implemented in standard 0.18um CMOS. The GigaSata USB2.0 controller is a USB-to-SATA HDD controller and is designed to support popular USB external hard drive applications. The GigaSata IDE bridge is an IDE-to-SATA bridge and focuses on the ATAPI devices.
GL9714, GL9711 and GigaSata PHY have Built-in Self Test (BIST) in place with various fixed and random patterns. In conjunction with different flavors of loop-back modes, they enable functional self-checking of the analog transceiver at speed in production.
Genesys Logic will also have the PCI Express PHY on the standard 0.13ìm digital CMOS process in Q4/2004. Porting PCI Express PHY and GigaSata PHY to other foundries is available upon request.
For more information about Genesys Logic’s PCI Express product Families and GL230 white paper, please visit our website http://www.genesyslogic.com
|
Related News
- Genesys Logic Introduces PCI Express and GigaSata Serial ATA Products at IDF Spring 2005
- Genesys Logic Introduces PCI Express Product Family
- Synopsys Showcases DesignWare IP Solutions for USB 3.1 and PCI Express 4.0 at Intel Developer Forum 2014
- Virage Logic Introduces Volume Production-Proven SiPro PCI Express PHY IP
- Pericom Reaches New Signal Integrity Benchmarks for PCI Express and Serial ATA Protocols
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |