Conexant becomes fifth licensees of LSI Logic's DSP core
![]() |
Conexant becomes fifth licensees of LSI Logic's DSP core
By Semiconductor Business News
March 16, 2001 (8:34 a.m. EST)
URL: http://www.eetimes.com/story/OEG20010316S0002
PHOENIX -- During a briefing session here with analysts and the press, LSI Logic Corp. today announced it has licensed its ZSP400 digital signal processor core to Conexant Systems Inc., which will use the DSP in ICs for wireless and communications applications. The licensing pact is part of LSI Logic's campaign to establish the ZSP digital signal processor as an "open" DSP architecture available from a number of fabless chip suppliers and integrated device manufacturers (IDMs). Conexant, based in Newport Beach, Calif., joins IBM, Broadcom, Virata, and Brecis Communications as a licensee of the DSP core. According to LSI Logic, the ZSP digital signal processor architecture is RISC-based and designed for high-code density and high performance with a unique superscalar DSP technology. The core has four processing units and as five-stage pipeline, enabling the core to sustains up to two multiply/accumulate (MAC) and two arithmetic logic unit (A LU) instructions per cycle, said Milpitas, Calif.-based LSI Logic. Conexant has opted to license the LSI Logic core to gain access to third-party tools and software, which will help shorten product development cycles, said Murthy Renduchintala, vice president and business director of Cellular Systems for Conexant. "This agreement strengthens our product portfolio as we move towards 3G systems," he said, referring to third-generation digital cellular phones.
Related News
- LSI Logic's ZSP400 DSP Core Receives High Scores in EEMBC Benchmarks
- Express Logic's ThreadX RTOS Supports ARM and TI DSP Processors on Critical Link's MityDSP-L138F Board
- CEVA-TeakLite-III Becomes Industry's First DSP Core to Offer Optimized Skype SILK Super Wideband Speech Codec
- Conexant Adopts Target's IP Designer Tool-Suite to Build Next-Generation Foundation DSP IP
- Virage Logic's AEON(R) Becomes the First Multi-Time Programmable Embedded Non-Volatile Memory Available on a Standard CMOS Process Qualified to Rigorous Automotive Standard AEC-Q100
Breaking News
- VeriSilicon introduces AcuityPercept: an AI-powered automatic ISP tuning system
- Avant Technology Partners with COSEDA Technologies to Enhance System-Level Software Solutions
- intoPIX Powers Ikegami's New IPX-100 with JPEG XS for Seamless & Low-Latency IP Production
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
- Qualcomm initiates global anti-trust complaint about Arm
Most Popular
- Qualcomm initiates global anti-trust complaint about Arm
- Sarcina Technology launches AI platform to enable cost-effective customizable AI packaging solutions
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |