nSys Announces the Release of AS nVS, a Verification Solution for Advanced Switching in Verilog
INTEL DEVELOPER FORUM, San Francisco, CA, September 9, 2004 – nSys (Netsys Software Pvt. Ltd.), a rapidly emerging provider of Verification IPs for emerging standards today announced nVS for the Advanced Switching Interconnect (ASI) technology a Verification Suite based on Verilog. The nVS for ASI is targeted to market segments, such as communications, storage, server and embedded solutions. The nVS for ASI significantly reduces the verification time for complex system-on-chip (SoC) designs that are using the ASI protocol.
“We are focused on providing feature rich yet low cost verification tools to industry leaders who are constantly incorporating emerging standards into their designs. The offering for the ASI for nVS is in Verilog and tested and validated using the Intel ASI bus functional model. It has friendliness and intuitiveness which the end user always like.” said Atul Bhatia, Director at nSys.
“Verification IP providers, such as nSys, have become an important part of the chip development ecosystem and play an important role in ensuring industrywide interoperability for standards based technology,” said Rajeev Kumar president of the ASI SIG and Switch Fabric Initiatives Manager at Intel. “Adopters of ASI technology will benefit by availability of verification IP for the technology and acceptance will be enhanced as the IP will be based on the proven technology of PCI Express.”
The nVS for ASI is backed by an efficient and knowledgeable customer support team. The nVS for ASI comes with a rich set of features including:
- Support for multiple instantiation to create complex verification environment
- Generating and driving bus traffic as a ASI requester and responding transactions as a ASI completer
- Injecting and detecting errors related to different layers
- Exhaustive built-in Test Suites such as Random Tests, Directed Tests, Error Tests
- Programmable Monitor and Checker
- Tests entire functionality of an interface without writing significant lines of code
- Consistency of interface, installation, operation and documentation across nSys family of nVS
- Experienced support team for help in integration or customization as well as development of user specific verification solution
For a complete listing of features of the nVS for ASI, please visit the nSys web site at http://www.nsysinc.com/products.htm
Availability
The nVS for ASI in Verilog is available for evaluations to qualifying customers. The nVS Verification Suite ships with full documentation and example configurations for SoC verification environments. nSys also offers verification consulting services to its customers.
About nSys
nSys is rapidly emerging as a leading Verification IP provider. nSys provides flexible solutions to reduce time-to-market for its customers by addressing their verification needs for SoC development. By leveraging its vast experience in standards-based product development, the nSys team creates verification solutions that solve the most challenging functional verification problems in the world. The nSys solutions are in the form of Verification IPs backed by services.
About Advanced Switching
Advanced Switching uses the same physical and link layers as the PCI Express architecture to achieve widespread interoperability and availability of technology. At the transaction layer, Advanced Switching provides an array of specialized communications features, including high-availability functions, peer-to-peer and multicast networking, congestion and system management, scalability, and support for virtually any networking protocol. This optimized transaction layer provides equipment developers the flexibility to create value-added features into communications, storage and embedded solutions.
Together, PCI Express and Advanced Switching technologies ensure broadly available building blocks and tools that enable component and equipment makers to reuse technology across multiple products, reduce design costs and shorten the time it takes to get products to market.
About the ASI SIG
The ASI SIG is a nonprofit collaborative trade organization chartered with providing a switched fabric interconnect standard for the communications and compute industries. The ASI SIG provide the highest quality technical and marketing support to enable the marketplace to a create unique and interoperable set of building blocks for the communication, storage, blade server and embedded platforms. The ASI SIG board of directors includes Agere, Alcatel, Huawei, Intel, Siemens, Vitesse and Xilinx. Additional information on the Advanced Switching specifications and membership in the ASI SIG can be found at http://www.asi-sig.org.
<>For more information, please visit nSys at www.nsysinc.com or contact nSys directly at: 510-818-0972.>
*PCI Express is a trademark of PCI-SIG. Other names and brands may be claimed as the property of others.
|
Related News
- nSys announces the release of PCI-X 2.0 nVS, a verification solution for PCI-X 2.0 in Verilog
- nSys announces the release of PCI Express nVS-V, a verification solution for PCI Express in verilog
- Flowgic selects Ethernet nVS (nSys Verification Suite) Verification IP
- ChipX selects nSys Verification Suite (nVS) for PCI Express Verification
- Tehuti Networks selects nSys Verification Suite (nVS) for PCI Express Verification
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |