Denali Joins Newly Formed Serial ATA Group
INTEL DEVELOPER FORUM, San Francisco -- September 9, 2004 -- Denali Software, Inc. today joined the newly formed Serial ATA International Organization (SATA-IO), and announced two new products for use in the design and verification of chips incorporating the Serial ATA (SATA) interface standards. Denali's new product offerings include intellectual property (IP) core designs and verification IP tools for the SATA II standards.
The new IP core, Databahn-SATA, leverages Denali's silicon proven Databahn™ IP infrastructure for DDR memory, and provides developers with a high-quality design core solution for deploying SATA II interfaces on a chip. Denali's new verification IP solution, PureSpec-SATA, leverages technology from its PureSpec™ product line to provide a comprehensive solution for pre-silicon verification of functionality, compliance, and chip-to-chip interoperability for designs utilizing the SATA II standards.
"We welcome Denali to the new Serial ATA International Organization," said Mahesh Patil, SATA-IO workgroup member and technical manager at AMCC. "The kinds of commercial design and verification solutions that Denali provides are a key part of a healthy infrastructure for promoting and enabling the SATA technology for the storage industry."
"We have seen strong demand for SATA II solutions from our customer base," said Kevin Silver, Denali vice president of marketing. "One of the key strengths of Denali is our ability to deliver a very high quality product that is also platform independent. For verification IP products, this means supporting all the commercial EDA tools and verification languages used in our end-customer verification environments. For design IP, it means supporting all the various ASIC and COT flows, front to back. We've done this successfully for other complex interfaces such as DDR memory and PCI Express, and we are now enabling our customers to efficiently deploy SATA II interfaces through the same high-quality infrastructure."
About Denali PureSpec Verification IP for SATA II
PureSpec-SATA is a comprehensive solution for verifying functionality, compliance, and interoperability of SATA II designs at the pre-silicon stage of chip or IP core development. PureSpec completely models all SATA components in the topology, including the host and one or more SATA devices. Composite configurations by port and function are also supported. PureSpec additionally provides a sophisticated data generation engine to help drive defined, psuedo-random bus traffic at all layers. Injected errors and error conditions are flagged and recovered according to SATA specifications. The highly integrated nature of PureSpec-SATA's model behavior and data generation engine applies a sophisticated context-sensitive data generation approach to test plan execution. This enables direct translation from test plan definition to implementation, greatly accelerating the verification task and your overall verification productivity. A cumulative coverage database capability ensures that the overall test plan sufficiently exercises the design.
For more information, visit: www.denali.com/purespec.
About Denali Databahn Design IP for SATA II
Databahn-SATA is a complete synthesizable IP core solution supporting SATA II standards. Leveraging the Databahn-DDR IP infrastructure, Databahn-SATA cores are library independent and cover solutions from .18-micron to .08-micron technologies. The Serial ATA II cores also support a wide variety of ASIC interfaces, including the existing Databahn interface. Deliverables include: register transfer level (RTL) and synthesis scripts, full verification testbench, layout and PHY integration guidelines, static timing analysis (STA) scripts, programmable register settings and documentation.
For more information about specific features and configurability options, visit: www.denali.com/databahn.
About the Serial ATA International Organization
The SATA-IO, created by the members of the Serial ATA II Working Group, is the international organization that owns and manages Serial ATA specifications as open-industry standards. The non-profit organization defines and implements Serial ATA storage specifications as the industry's storage needs evolve. Formed this month, the SATA-IO currently has more than 20 member companies worldwide.
Additional information about the organization, participating companies, and membership information is available at www.sata-io.org.
About Denali Software
Denali Software Inc. is the world's leading provider of electronic design automation (EDA) tools and semiconductor intellectual property (SIP) solutions for chip interface design and verification. More than 400 companies worldwide use Denali's tools, technology, and services to design and verify complex chip interfaces for communication, consumer, and computer products. For more information, please visit Denali at www.denali.com or contact Denali directly at: 650-461-7200, or email: info@denali.com
The Denali logo, Databahn, eMemory, MMAV, and PureSpec are trademarks of Denali Software Inc. All other trademarks are the property of their respective owners.
|
Related News
- PLDA Group Spins Off its QuickPlay FPGA Accelerator Activities into the Newly Formed Accelize
- Denali Announces Design IP, Verification IP Products for Serial ATA Standard
- Mentor Graphics Joins CE-ATA Group and Begins Storage IP Development Based on New 1.0 Specification
- Mentor Graphics Joins Serial ATA International Organization
- Graphcore joins SoftBank Group to build next generation of AI compute
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |