Design & Reuse provides comprehensive portal to LSI Logic CoreWare IP for RapidChip Platform ASIC and Cell-Based ASIC Designs
The extensive CoreWare IP library provides both RapidChip™ Platform ASIC and cell-based ASIC designers a differentiating solution that meets high LSI Logic standards for ease of use, quality and support. When used with RapidChip Platform ASIC, SOC designers can get a turn-around-time similar to FPGAs at one-tenth of the unit cost. LSI Logic and D&R have now joined efforts to raise awareness about the CoreWare IP portfolio and RapidChip Platform ASIC for designers worldwide.
D&R has created an IP catalog for LSI Logic that is automatically updated from the master database that is maintained internally at LSI Logic. D&R is then able to make this IP catalog available on their public web site as well as making a more detailed version available directly on the intranets of key LSI Logic customers.
“The D&R Silicon IP catalog is one of the most comprehensive databases of information on silicon intellectual property and is an excellent resource for IC designers who are architecting their designs and evaluating various IP options.” said Balraj (Raj) Singh, senior marketing manager, CoreWare, LSI Logic. “Our collaboration with D&R enables ASIC designers to get an accurate listing of LSI Logic’s complete CoreWare IP library through the D&R portal.
“We are excited about LSI Logic adding the comprehensive CoreWare IP library to the D&R catalog. Getting accurate IP data through a straightforward mechanism is of high value for the whole IP/SOC community. This is how we would like to see all IP providers maintain their IP listings”, concluded Gabriele Saucier, chair of D&R
About Design and Reuse
D&R has been created in 1997 to fulfill a missionary catalyst role for triggering worldwide SIP (for Silicon Intellectual Property) exchange. D&R holds since 7 years a renown market place where any company looking for a silicon IP, software IP, design platform or any product for creating an IP based SoC will find the most accurate solution and provider; With 37.000 registered users D&R delivers a very powerful lead services to the providers. D&R has also addressed the reuse challenge by offering proven Services and Software products for 4 years with emphasis on Web cataloging, IP Data import in intranet catalogs, Silicon IP packaging and delivery platform up to full intranet collaborative SoC design environment. Two well known proven products namely IP Manager Series™ for creating IP gateways and reuse station and e-Design Manager™ offering IP packaging and collaborative design environments are presently successfully used by large accounts. The D&R Web site is located at www.design-reuse.com.
About LSI Logic Corporation
LSI Logic Corporation (NYSE: LSI) focuses on the design and production of high-performance semiconductors for Consumer, Communications and Storage applications that access, interconnect and store data, voice and video. LSI Logic engineers incorporate reusable, industry-standard intellectual property building blocks that serve as the heart of leading-edge systems. LSI Logic serves its global OEM, channel and distribution customers with Platform ASICs, standard-cell ASICs, standard products, host bus adapters, RAID controllers and software. In addition, the company supplies storage network solutions for the enterprise. LSI Logic is headquartered at 1621 Barber Lane, Milpitas, CA 95035. http://www.lsilogic.com.
|
Related News
- Poseidon joins LSI Logic RapidChip Platform ASIC Partner Program, providing performance analysis and acceleration for ARM-based designs
- LSI Logic Offers Do-254 Certification Support for RapidChip(R) Platform ASIC Aerospace System Designs
- LSI Logic Delivers Low Power SATA Core for ASIC and RapidChip(R) Platform ASIC Designs
- LSI Logic Advances Industry's Most Flexible SerDes Core for ASIC and RapidChip(R) Platform ASIC Designs
- LSI Logic Broadens Processor Offering For Rapidchip Platform ASIC Designs
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |