TriCN Interfaces Provide High-Performance and Flexibility for Leopard Logic's Gladiator CLD6400
SAN FRANCISCO, CA - Release Date September 13, 2004 - TriCN, a leading developer of intellectual property (IP) for high-speed semiconductor interface technology, today announced the successful integration of a variety of its high-performance I/Os in Leopard Logic's Gladiator CLD6400. On June 29, 2004, Leopard Logic announced the successful qualification of the Gladiator CLD6400, which incorporates TriCN's DDR SDRAM, DDR SRAM, Base I/O Library, and General Purpose-Multi-Function I/O (MFI/O).
Leopard Logic's Gladiator CLD6400 is a configurable logic device that combines FPGA flexibility with ASIC efficiency. Contributing to this flexibility is TriCN's General Purpose-MFI/O, which automatically adjusts to support the LVTTL, HSTL, or SSTL-2 interface standard. Additionally, TriCN's interface products enable ASIC-level high-performance data throughput in the Gladiator CLD6400.
"TriCN's design approach made them the clear choice as our interface IP vendor," said Chris Phillips, President and CEO of Leopard Logic. "Not only do their I/Os enable the aggressive performance rates required in our target applications, but their General Purpose-MFI/O offers the flexibility our customers need. The MFI/O's support for multiple interface standards enables the Gladiator CLD6400 product to implement diverse applications in the networking, storage and video domains, and contributed significantly to our ability to supply FPGA-style flexibility."
"Leopard Logic's implementation of our General Purpose-MFI/O product is precisely the reason we developed this product," said Joe Curry, CEO of TriCN. "Our customers have been seeking an interface product that offers support for a breadth of I/O standards, and our MFI/O product family is uniquely qualified to meet this growing demand. All TriCN MFI/O's provide chip designers and their end customers with unparalled flexibility, and broaden market opportunities for their products. Our contribution to Leopard Logic's success with the innovative Gladiator CLD6400 is another strategic validation for TriCN technology."
About Leopard Logic, Inc.
CLD Leopard Logic, a fabless semiconductor company headquartered in Cupertino, CA, has pioneered Gladiator™™, a new class of configurable logic devices that combine FPGA and ASIC technologies in a 100% user programmable platform. The unique combination of Leopard Logic patented field-programmable and mask-programmable technology delivers unmatched performance and flexibility, short time-to-revenue and the lowest total-cost-of-ownership. Gladiator CLD devices can be used across a wide range of markets and applications requiring flexible logic solutions and are ideal for demanding applications in the networking, storage and digital consumer infrastructure markets. A comprehensive tool suite, first-class third party IP cores, and complete integration and design services complement the devices. For more information visit our website at www.leopardlogic.com
About TriCN
Founded in 1997, San Francisco, California-based TriCN is a leading developer of high- performance semiconductor interface intellectual property (IP). The company provides a complete portfolio of IP for maximizing data throughput on and off the chip. All products are designed using rigorous signal integrity and timing analysis to ensure first time power-up success. Products include Base I/O libraries for pad-ring creation, high-performance memory and networking interfaces, multi-function I/O's compatible with multiple interface protocols, and multi-gigabit PHY products. TriCN's customers range from fabless semiconductor to systems companies and IDMs. For more information visit our website at www.tricn.com
|
Related News
- MIPS Technologies Used Artisan's High-Speed Logic IP to Validate Newest High-Performance 32-Bit Core Family
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance
- Moortec's 7nm In-Chip Monitoring Subsystem IP chosen by Esperanto Technologies to optimise performance and reliability in its high-performance AI Chip
- ViXS Systems Selects Virage Logic's High-Performance Intelli(TM)DDR 2/3 Memory Interface IP Solution for Video Processing Systems
- S2C Offers Northwest Logic's High-Performance Memory Interface IP in China
Breaking News
- Silicon Proven AV1 Decoder IP with support for 12-bit pixel size and 4:4:4 Chroma Sub-Sampling Released by Allegro DVT
- Cadence Enables Next-Gen AI and HPC Systems with Industry's Fastest HBM4 12.8Gbps IP Memory System Solution
- S2C and Andes Technology Announce FPGA-Based Prototyping Partnership to Accelerate Advanced RISC-V SoC Development
- PQShield launches UltraPQ-Suite for deeply specialized implementations of post-quantum cryptography
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
Most Popular
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- Cadence to Acquire Arm Artisan Foundation IP Business
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New Breakthroughs in China's RISC-V Chip Industry
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |