SIDSA announces DVB-H chip and intellectual property for digital television for mobile telephones
SIDSA’s DVB-H solution is available as FPGA prototype hardware for broadcaster field trials; the first IC (chip) is scheduled for 2005
September 10, 2004 -- The DVB-H design implements the COFDM demodulator, MPE-FEC (Multi- Protocol Encapsulation) and advanced power control, essential for television on mobile phones. It provides good communication robustness for all communications conditions.
The company intends to pursue a dual strategy of intellectual property licensing for certain markets and making its own ICs (chips) for other mobile “handheld” digital TV reception applications. SIDSA is one of the few providers of a DVB-H “foundry independent” solution meaning that the DVB-H design block can be implemented by third parties in a chip made in any silicon foundry.
The DVB-H design allows vertical integration with SIDSA’s audiovisual content protection (CAS) products for encrypted television transmissions at transport stream and IP level.
SIDSA (Semiconductors Design Solutions) supplies ICs for DVB digital television reception and provides conditional access software. With offices in Madrid and Silicon Valley, it has been operating for the last 12 years in international markets. SIDSA activities include complete chip design, multimedia products for STB and CAMs based on proprietary chips and content protection software(CAS).
|
Related News
- TTPCom brings television to the mobile with low-power DVB-H Technology
- Imagination Technologies, a leader in system-on-chip intellectual property (IP), announces new IP for DVB-Handheld (DVB-H)
- Abilis Systems' ARC-Based Mobile TV Solution Is World's Smallest DVB-H/T Receiver
- SIDSA launches a state-of-the-art DVB-H demodulator chip
- Silicon & Software Systems (S3) to provide DVB-H Software for Philips TV-on-Mobile Solution
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |