English
Zeevo choose LTRIM Power Management IP
MONTREAL – September 20, 2004 - LTRIM Technologies, an innovative leader in CMOS analog virtual components and tunable resistor technologies, today announced that Zeevo, a leading provider of single-chip Bluetooth communications solutions and transceiver chips for quality audio over Bluetooth, has licensed LTRIM’s power management intellectual property (IP) for integration into Zeevo’s Bluetooth system-on-chips (SoCs). Zeevo’s Bluetooth SoCs enable wireless headsets that support stereo audio for portable devices such as MP3 players and music-enabled cell phones, among other portable wireless products.
“LTRIM’s IP block will help us address the power and space requirements of Bluetooth systems and products,” said Louis Pandula , VP Engineering, at Zeevo. “The IP not only reduces power consumption, it also reduces the design cycle, lowers the bill-of-material (BOM) cost, and increases SoC reliability. LTRIM’s IP gives us a distinct market advantage for our Bluetooth portable-device SoCs.”
“Reducing power consumption and extending battery life is the key design challenge for space- and power-constrained Bluetooth portable devices,” said Mike Shamshirian, LTRIM’s VP of Sales and Business Development. “Integration of LTRIM’s power management IPs into Zeevo’s SoCs reduce power consumption, thereby increasing system battery life.
About Zeevo
Zeevo is a leading-edge semiconductor provider that designs and markets SoC mobility wireless products for use in portable and handheld devices ranging from cellular phones to M3 players to personal computers. Zeevo’s latest products solve the problem of high quality audio over Bluetooth, increasingly in demand as the wireless movement floods over in to headsets, stereo headphone, and speakers. Zeevo was founded September 1999 in Silicon Valley by industry veterans. Investors in the privately-held company include Sequoia Capital, Raza Venture, Focus Ventures, WK Technology Fund, Institutional Venture Partners (IVP), CDIB, Winbond, and Capital Group Companies. Company URL is www.zeevo.com.
About LTRIM
LTRIM Technologies is a provider of high-end, high-performance power management CMOS analog virtual component solutions, which can easily be integrated into CMOS Mixed Signal SoCs and Analog chips. In addition, LTRIM Technologies has created and patented a new Laser tunable resistor technology for standard CMOS process that further enhances analog performance IPs. For more information on LTRIM's products and services, pls visit Ltrim website at www.ltrim.com.
“LTRIM’s IP block will help us address the power and space requirements of Bluetooth systems and products,” said Louis Pandula , VP Engineering, at Zeevo. “The IP not only reduces power consumption, it also reduces the design cycle, lowers the bill-of-material (BOM) cost, and increases SoC reliability. LTRIM’s IP gives us a distinct market advantage for our Bluetooth portable-device SoCs.”
“Reducing power consumption and extending battery life is the key design challenge for space- and power-constrained Bluetooth portable devices,” said Mike Shamshirian, LTRIM’s VP of Sales and Business Development. “Integration of LTRIM’s power management IPs into Zeevo’s SoCs reduce power consumption, thereby increasing system battery life.
About Zeevo
Zeevo is a leading-edge semiconductor provider that designs and markets SoC mobility wireless products for use in portable and handheld devices ranging from cellular phones to M3 players to personal computers. Zeevo’s latest products solve the problem of high quality audio over Bluetooth, increasingly in demand as the wireless movement floods over in to headsets, stereo headphone, and speakers. Zeevo was founded September 1999 in Silicon Valley by industry veterans. Investors in the privately-held company include Sequoia Capital, Raza Venture, Focus Ventures, WK Technology Fund, Institutional Venture Partners (IVP), CDIB, Winbond, and Capital Group Companies. Company URL is www.zeevo.com.
About LTRIM
LTRIM Technologies is a provider of high-end, high-performance power management CMOS analog virtual component solutions, which can easily be integrated into CMOS Mixed Signal SoCs and Analog chips. In addition, LTRIM Technologies has created and patented a new Laser tunable resistor technology for standard CMOS process that further enhances analog performance IPs. For more information on LTRIM's products and services, pls visit Ltrim website at www.ltrim.com.
|
||||||
Related News
- LTRIM Technologies offers a family of pure CMOS silicon proven power management analog IPs to IBM Microelectronics foundry and ASIC customers
- LTRIM PowerTrimPaK Streamlines Power Management for Bluetooth/Wi-Fi Devices
- SigmaSense Teams Up with Dolphin Design to Deliver Power Efficiency in their Advanced SDC300 Touch Controller
- Analog Bits to Demonstrate Power Management and Embedded Clocking and High Accuracy Sensor IP at the TSMC 2024 Open Innovation Platform Ecosystem Forum
- Dolphin Design announces partnership with Fraunhofer IIS to enhance power management in edge AI
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |