New Board to Direct VSI Alliance
- Six incumbent Board member companies renew
- LSI Logic joins as a first-time Board member company
Aptos, CA. – September 20, 2004 – The VSI Alliance (VSIA) today announced the results of the 2004 election for Board of Directors. Seven seats were up for election and these seats have been filled by six incumbents and one new board member. The following Board members were elected: John Goodenough, ARM; Bill Billowitch, Agere Systems; Victor Berman, Cadence Design Systems, Inc.; Homer Hegedus, Freescale Semiconductor Inc.; Raminderpal Singh, IBM Corporation; Ronnie Vasishta, LSI Logic Corporation; and Ian Mackintosh, Sonics, Inc. Ronnie Vasishta at LSI Logic joins the incumbents as a first-time Board member. The current Board consists of eleven Board members including those listed above and the following: Infineon Technologies AG, Mentor Graphics Corporation, ST Microelectronics and Taiwan Semiconductor Manufacturing Company Ltd. (TSMC).
"VSIA's work in solving important issues related to silicon IP development and usage aligns with LSI Logic's goal of supporting IP reuse and open IP standards for both cell-based ASIC and Platform ASICs. As a board member, we will help guide the Alliance in future IP decisions that will benefit SoC designers and IP designers and users," said Ronnie Vasishta, vice president, Technology Marketing, LSI Logic Corporation.
“This is the strongest VSIA Board the industry has experienced,” said Michael Kaskowitz, VSIA President and GM, Mentor Graphics IP Division. “The Board level participation from big companies is indicative of their belief that the VSIA is solving the complex SoC and IP related issues.”
For the past 18 months, the VSIA has undergone significant changes including a refocusing on key issues and a reorganization of the working groups into Pillars that address the key issues. The four Pillars are: IP Quality; IP Protection; IP Infrastructure (IP packaging and transfer) and R&D. During the past year, the IP Quality Pillar in conjunction with the FSA have released the Quality IP Metric to VSIA members. During the past month, the IP Protection Pillar released the Hard and Soft IP Tagging Standards to members. The IP Infrastructure is working on an IP Packaging spec that should be released by the end of Q1, 2005. The R&D Group is currently looking atAnalog FIRM; IP Valuation; and Design for Manufacturability (DFM). For more information on the VSIA and the Pillars, go to www.vsi.org
About VSIA
The VSI Alliance (VSIA) is an open, international organization that includes representatives from all segments of the SoC industry: System houses, Semiconductor vendors, Electronic Design Automation (EDA) companies, and Intellectual Property (IP) providers. VSIA’s mission is to dramatically enhance the productivity of the SoC design community by providing leading edge commercial and technical solutions and insight into the development, integration and reuse of IP. VSIA has wide industry participation with more than 70 member companies from around the world. Membership is open to any company with an interest in the development and promotion of business solutions and open standards used in the design of System-on-Chip. For more information, visit the VSIA web site at www.vsi.org.
The VSI Alliance is a trademark of the Virtual Socket Interface Alliance. All other brands or trademarks are the property of their respective holders and should be treated as such
|
Related News
- VSI Alliance Announces CTO and VP and New Board Member
- VSI Alliance adds three new companies to its board of directors: Agere Systems, ST Microelectronics, and TSMC
- M31 Promotes Advanced SoC Development and Innovation at Intel Foundry's Direct Connect Event
- Via Licensing Alliance Appoints Three New Members to its Board of Directors
- FIDO Alliance Welcomes Leading Technology Company ARM to the Board of Directors to Help Deliver a Secure World beyond Passwords
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |