VIP: It's Time to Grow Up (Synopsys)
In order to achieve the productivity necessary to complete an SOC, designers have been successfully turning to design reuse. SOC designers have relied on intellectual property (IP) vendors for "implementation IP," pre-designed synthesizable or process-hardened chip functions. The most popular IP functions continue to be processors (e.g., ARM, MIPS and PowerPC) and standards-based on-chip and off-chip communications protocols (e.g., AMBA bus, PCI Express, USB 2.0 Host).
Since verifying an SOC requires more than half of the design budget and time, designers have also been using verification IP (VIP) blocks, especially for standard protocols. Designers use VIP just like IP, to increase productivity, save money and reduce risk, which is the EDA mantra.
Related News
- Synopsys' New ProtoCompiler Software Speeds Time to First Prototype by Up to 3X
- Synopsys' coreAssembler Tool Decreases Design Time for Leading Semiconductor Companies by up to 67 Percent and Significantly Reduces SoC Cost
- Synopsys Announces Industry's First CXL 2.0 VIP Solution for Breakthrough SoC Performance
- Synopsys Delivers Industry's First USB4 Subsystem Verification Solution, VIP, and Test Suite for High-performance USB Architecture
- Synopsys and Arm Extend Collaboration to Improve Power, Performance, and Time to Results for Arm's Latest IP and Synopsys Tools
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |