MOSAID Launches Programmable Memory BIST
OTTAWA, Ontario, Canada – October 5, 2004 - MOSAID Technologies Incorporated (TSX:MSD) today announced the availability of its BIST (built in self-test) controller for embedded memory applications. The BIST controller has already been licensed to a lead customer and is now available for general license.
Memory BIST solves the issue of testing embedded memories when direct access for external testing becomes infeasible due to many factors including design complexity, increased pin-count, limited test speeds, and complexity of test program. MOSAID's memory BIST solution takes the essential functions of an external tester and places them within the device, allowing for full control and observation of the memories, while requiring only a narrow, low-speed communication channel.
In today's deep submicron process technologies, the ability to modify the memory test program on-the-fly for both failure analysis and device screening is crucial. Semiconductor developers and designers face increasingly demanding test and product quality requirements, while memory failure mechanisms are becoming more difficult to predict. Fixed-algorithm memory DFT (design for test) solutions result in insufficient product engineering analysis capability and costly design re-spins as actual silicon issues are uncovered. MOSAID's programmable memory BIST engine addresses these challenges, providing an extensive characterization, analysis, and debug portal in addition to test programmability.
MOSAID's BIST microcontroller is designed for use with all types of embedded memories, including SRAM and DRAM, with or without redundancy, and can also be implemented as part of a memory I/O interface for self-testing of off-chip memories. Key features of the BIST macro include:
- a fully programmable instruction set;
- an extensive product engineering tool with operating modes including: simple Go/No-Go testing, redundancy analysis support and full bit-mapping;
- the provision of at-speed test capability in all operating modes;
- low pin-count interface to low-speed logic automatic test equipment; and
- a user-friendly test program instruction compiler.
MOSAID offers specialized IP blocks and custom chip solutions to the semiconductor market. The Company's portfolio of IP blocks currently available for license includes embedded DRAM and embedded CAM macrocells, and high-speed QDR SRAM and DDR SDRAM memory interfaces. The BIST controller for embedded memories is the latest addition to MOSAID's portfolio.
Front-end views and datasheets for MOSAID's BIST engine and other semiconductor IP products are currently available for evaluation at no cost. To request access to detailed product information, visit www.mosaid.com/corporate/products-services/ip/contact-design-ip-datasheets.php.
For more information on all MOSAID products and services, visit www.mosaid.com
To learn more about the BIST engine and other Semiconductor IP products, visit MOSAID at the 2004 FSA Suppliers Expo in San Jose, California on October 6, 2004 at booth #201.
About MOSAID
MOSAID Technologies Incorporated is an independent semiconductor company operating through two divisions:
- Intellectual Property – a developer and licensor of memory intellectual property.
- Systems – the leading supplier of engineering memory test and analysis systems to memory manufacturers, foundries and fabless chip companies around the world.
|
Related News
- austriamicrosystems launches field-programmable OTP memory solution
- Comit launches industry's first full-speed, fault accumulative memory BIST software tool for improved SoC device yields
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- NEO Semiconductor Launches Ground-Breaking 3D X-DRAM Technology, A Game Changer in the Memory Industry
- Rapid Silicon Launches Vega eFPGA IP for Programmable Solutions
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |