Matsushita, Tower deploying 0.18-micron embedded flash
EE Times: Latest News Matsushita, Tower deploying 0.18-micron embedded flash | |
(10/06/2004 9:01 PM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=49900127 | |
SAN JOSE, Calif. — Japan's Matsushita Electric Industrial Co. and Isreal's Tower Semiconductor Ltd. have put the finishing touches on a co-development deal in the embedded flash-memory market, according to sources at the FSA Expo here. Matsushita and Tower co-developed a 0.18-micron embedded flash process, based on technology from Saifun Semiconductor Ltd., sources said. Saifun is the developer of NROM technology, which stores two bits within one memory cell with memory sites at each end of floating gate. Initially, Matsushita and Tower devised the 0.18-micron embedded flash process within Matsushita's fabs in Japan, sources said. Tower is bringing the process up for foundry purposes within its own Fab 2 plant, an 8-inch facility in Isreal, they added. Tower also offers a 0.5-micron embedded flash process, based on technology from Saifun.
| |
All material on this site Copyright © 2005 CMP Media LLC. All rights reserved. Privacy Statement | Your California Privacy Rights | Terms of Service | |
Related News
- Tower Semiconductor Launches 0.18-Micron High-Voltage Technology
- Tower's 0.18-micron Technology Platform Enables QuickLogic to Ramp Production of Power-Optimized Eclipse II Products
- Kilopass to Provide Tower Semiconductor Silicon-Proven Field-Programmable Non-Volatile Memory for 0.18-Micron CMOS Process
- Intel's 0.18-micron process boosts flash output
- Dongbu HiTek Launches Industry's First 0.18-micron BCDMOS Process
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
E-mail This Article | Printer-Friendly Page |