Xilinx Enables Next Generation Sonet/SDH Networks With Industry's First Parameterizable OC-192 Generic Framing Procedure Solution
SAN JOSE, CA, October 19, 2004 - Xilinx, Inc. (NASDAQ: XLNX) today announced at the Network Systems Design Conference (Booth #307) immediate availability of the programmable industry's most comprehensive Generic Framing Procedure (GFP) Mapper IP core for its flagship Virtex-4™ FPGAs. The new solution complements the legacy SONET/SDH framers and enables customers to enhance the capabilities of their systems. Also, it complements SONET/SDH framers with fixed GFP function by adding a level of flexibility never available before - customers can now quickly build cost effective solutions that protect investment in legacy systems. For example, a line card based on the Virtex-4 platform can be used to encapsulate and transport Fibre Channel, Ethernet or Video data at multiple rates over existing SONET/SDH networks depending upon the application.
"Carriers and system vendors are unified in their choice of GFP as the Ethernet mapping standard, but interfacing a packet client to a circuit network brings many challenges," said Allan Armstrong, director, Communications Semiconductors, RHK Inc. "System vendors will thus differentiate themselves by adding router-like features to SONET boxes. As the pace of innovation for such features is swift, the combination of GFP coreware with programmable logic is an excellent platform for next-generation tributary cards."
"Xilinx is committed to providing comprehensive solutions for the SONET/SDH market and Virtex-4 is the key technology that is really going to allow this market to fully exploit the benefits of GFP," said Mark Aaldering, vice president, IP Solutions Division at Xilinx. "The programmable industry's leading fabric, 11.1 Gbps RocketIO™ transceivers, abundant logic resources, a choice of 17 domain optimized devices and all this on a leading 90nm process will enable customers to design cutting edge products while reducing costs."
In related news, the company also announced immediate availability of a broad range of communication and networking IP cores supporting Virtex-4 FPGAs. These include a complete set of UNH proven Ethernet IP solutions, including 10 Gigabit Ethernet MAC, 1 Gigabit Ethernet MAC, and Tri-Mode Ethernet MAC and a high-performance (1Gbps) SPI4.2 IP core for inter-chip connectivity.
About the GFP Mapper
The Xilinx GFP core solution fully implements the ITU-T GFP recommendation (G.7041/Y.1303). Protocol support includes Ethernet, PPP, RPR, GE, Fibre Channel, FICON, ESCON, and DVB-ASI. The GFP core can be configured for frame-mapped, transparent, or mixed-mode operation on a per-channel basis, enabling multi-line, multi-service cards and systems in Ethernet-over-SONET or Data-over-SONET applications. With the Xilinx CORE Generator tool, the GFP core can be easily configured to support specific system requirements, including individually optimized cores for OC-48 and OC-192 applications.
Pricing, Availability and License
The GFP Mapper (DO-DI-GFP) core is immediately available now from Xilinx as a LogiCORE™ product under the terms of the SignOnce license agreement and is priced at $18,000. The GFP core supports Xilinx Virtex-4, Virtex-II Pro™, Virtex-II™ and Spartan-3™ FPGAs using the latest ISE 6.3i design software. Deliverables include Verilog and VHDL simulation support, timing constraint files, sample compile scripts to aid in implementation, as well as world-class technical support. Complete information about the Xilinx GFP solution, including product ordering, is available at http://www.xilinx.com/systemio/gfp_logicore/index.htm.
About Virtex-4 FPGAs
Enabled by the revolutionary ASMBL (Advanced Silicon Modular Block) architecture, Virtex-4 FPGAs deliver more options than any other FPGA family available today. With more than 100 technical innovations, the Virtex-4 family consists of 17 devices and three domain-optimized platforms: Virtex-4 LX FPGAs for logic-intensive designs, Virtex-4 SX FPGAs for high-performance signal processing, and Virtex-4 FX FPGAs for high-speed serial connectivity and embedded processing. A multi-platform approach makes it possible for customers to select the optimal mix of resources for their application to achieve the highest functionality and performance at the lowest cost.
Virtex-4 FX platform devices embed up to two 32-bit RISC PowerPC™ processors delivering in excess of 1300 Dhrystone MIPS along with up to four integrated 10/100/1000 Ethernet MAC cores for high-performance embedded processing applications. A new Auxiliary Processor Unit (APU) provides an intimate connection between the processors and the FPGA hardware resources - enabling a new class of flexible yet extremely high-performance integrated software/hardware designs. FX platform devices also include up to 24 RocketIO high-speed serial transceivers supporting the industry's widest performance range of 622 Mbps to 11.1 Gbps for industry-leading levels of high-speed serial performance. All key high-speed serial performance levels are supported including 10, 6.25, 4, 3.125, 2.5, 1.25, and 0.6 Gbps.
About Xilinx
Xilinx is the worldwide leader in complete programmable logic solutions. For more information, visit www.xilinx.com.
|
Xilinx, Inc. Hot IP
Related News
- Xilinx Enables Next Generation Metro Area Networks by Delivering Ethernet Over Sonet/SDH Solutions
- Paxonet and Xilinx Announce World's First Sonet STS-192 Jitter-Compliant GFP Solution
- Altera Partners With Nuvation to Develop Complete Gigabit Ethernet to OC-192 Solution
- Xilinx and Paxonet Communications announce industry's first programmable STS-192 Sonet Solution
- Altera Releases Industry's First Fully Programmable SONET/SDH Solution Supporting up to OC-48 Levels
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |