Toshiba Selects Rambus DDR2 Interface Technology
High performance drop-in interface cell improves time-to-market
LOS ALTOS, Calif., October 20, 2004 - Rambus Inc. (Nasdaq: RMBS), a leading developer of chip interface products and services, today announced that Toshiba Corporation has selected its DDR2 interface cells for next-generation high-volume consumer applications. As part of the agreement, Toshiba will use Rambus's drop-in DDR2 interface cells that have been designed for Toshiba's advanced manufacturing process.
"We have experienced a long and beneficial relationship with Rambus through the years and continue to benefit from Rambus's expertise in high-speed interface design," said Yutaka Murao, semiconductor company assistant to chief technology executive at Toshiba. "As memory interfaces further increase in speed and complexity, we find a greater need for drop-in solutions that are tested, proven, and that integrate seamlessly into our consumer and computing devices. Rambus has the expertise to help us bring our consumer products to market quickly."
Rambus DDR memory controller interfaces are complete macro cells instead of technology building blocks, such as I/O pads and delay lock loops (DLLs) that engineers must assemble, integrate and verify on their own. By incorporating Rambus's drop-in DDR memory controller interface cells into their chip designs, customers can save an estimated six-to-nine months of development time and potentially millions of dollars by avoiding costly chip re-spins and lost revenues from being late to market.
"We have worked very closely with Toshiba on a number of important projects and have developed a broad product offering that fits their needs," said Rich Warmke, product marketing director of the Memory Interface Division at Rambus. "Our goal is to become the one-stop source for all of our customers' challenging interface needs, both in high performance as well as mainstream applications."
Rambus DDR interfaces are designed for a wide variety of standard CMOS processes, such as 65-nanometer, 90-nanometer, 0.13-micron and 0.18-micron. Rambus DDR memory controller interfaces for consumer and graphics applications are available now, and those for main memory applications will be available soon. For more information on Rambus's DDR2 memory interface solutions, visit www.rambus.com/ddr.
About Rambus Inc.
Rambus is one of the world's leading providers of advanced chip interface products and services. Since its founding in 1990, the company's innovations, breakthrough technologies and integration expertise have helped industry-leading chip and system companies solve their most challenging and complex I/O problems and bring their products to market. Rambus's interface solutions can be found in numerous computing, consumer, and communications products and applications. Rambus is headquartered in Los Altos, Calif., with regional offices in Chapel Hill, North Carolina, Taipei, Taiwan and Tokyo, Japan. Additional information is available at www.rambus.com.
|
Related News
- Toshiba Licenses Rambus XDR Memory and PCI Express Interface Solutions
- Elpida, Toshiba claim world's fastest DRAMs based on the XDR memory interface technology from Rambus Inc
- Rambus Demonstrates Its 800MHz DDR2 Memory Controller Interface At Denali MemCon In Taiwan
- Toshiba and Rambus to Demonstrate World's Fastest Parallel Interface at Microprocessor Forum
- Toshiba Selects Rambus Yellowstone Interface Solution for Memory
Breaking News
- Andes Technology and proteanTecs Partner to Bring Performance and Reliability Monitoring to RISC-V Cores
- Arteris Releases the Latest Generation of Magillem Registers to Automate Semiconductor Hardware/Software Integration
- Imagination takes efficiency up a level with latest D-Series GPU IP
- Q.ANT and IMS CHIPS Launch Production of High-Performance AI Chips, Establish Blueprint for Strengthening Chip Sovereignty
- sureCore PowerMiser IP enables KU Leuven chip for AI applications to achieve dynamic power saving of greater than 40%
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- Cortus MINERVA Out-of-Order 4GHz 64-bit RISC-V Processor Platform targets automotive applications
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |