Global UniChip became TSMC MPW Service Partner Providing 0.25 um Logic Process MPW Service for worldwide customers
Global UniChip became TSMC MPW Service Partner Providing 0.25 um Logic Process MPW Service for worldwide customers!
Global UniChip has reached an agreement with the world's leading Foundry, Taiwan Semiconductor Manufacturing Company (TSMC). Starting from January, 2001, Global UniChip will provide 0.25 um Logic Process MPW Service (Multi-Project Wafer) for worldwide customers who are interested in utilizing TSMC's 0.25 um Logic Process MPW Service.
Lower cost, faster prototype verification and less design risk are the keys to remain competitive in IC design field. But as the process technology is migrating, cost of mask sets and wafers are rising rapidly. TSMC's MPW program gathers customers' designs and assembles these group mask sets in one Engineer Run, thus dramatically reduces NRE charges for customers. Each customer gets about 40 die depending on the complexity of the design, thus, enables the Designers to explore the benefits of leading-edge technologies without committing to large volume wafer.
The first MPW for 0.25 um Logic Process by Global UniChip has begun on January, 2001. There will be one shuttle bus each month in the future.
As the leading IP House and SOC Design Foundry in Taiwan, Global UniChip has established a reputation of excellence and expertise, providing its customers outstanding design services and IPs for complex SOC designs in multimedia and communications products. Combining Global UniChip's expertise in IP development and design service with TSMC's MPW service, Global UniChip will be able to provide worldwide customers with better and more complete SOC design foundry service!
Contact Person :
Jason Liu / Marketing Director
Tel : +886-3-5646600-6720
Fax : +886-3-5646000
2F, No. 26, R&D 2nd Road,
Science-Based Industrial Park,
HsinChu, Taiwan
Please refer to www.globalunichip.com for more detail.
Related News
- VeriSilicon Announced Release of Library Products for HeJian Technology 0.18 and 0.25 micron Process Technology
- TSMC Files Complaints Against GlobalFoundries in U.S., Germany and Singapore for Infringement of 25 Patents to Affirm its Technology Leadership and to Protect Its Customers and Consumers Worldwide
- Global Unichip Corporation Uses Cadence Encounter Digital Implementation System to Complete Its First Production Design on TSMC 16FF+ Process
- Virage Logic Supports TSMC's Power Trim Service(TM) for Advanced Process Nodes
- Virage Logic Named as TSMC's 45-Nanometer Process Early Development IP Partner
Breaking News
- Alphawave Semi Audited Results for the Year Ended 31 December 2024
- BrainChip Gives the Edge to Search and Rescue Operations
- Shifting Sands in Silicon by Global Supply Chains
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
- Equal1 advances scalable quantum computing with CMOS-compatible silicon spin qubit technology
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Intel Announces Strategic Investment by Silver Lake in Altera
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- AMD Achieves First TSMC N2 Product Silicon Milestone
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |