New Release of CoWare ConvergenSC Speeds Adoption of Electronic System Level (ESL) Design
SAN JOSE, Calif.--November 8, 2004 -- CoWare® Inc., the leading supplier of system-level electronic design automation (EDA) software and services, announced a major new release of its SystemC-based ConvergenSC™ system-on-chip (SoC) design tools to speed adoption of electronic system level (ESL) design methodologies by system designers and architects. The release combines powerful new features that enable faster modeling and debug of IP models, platform subsystems, and SoC designs in SystemC, with an open environment that eases integration of internal tools and IP into the system-level flow. This enables more designers to gain the benefits of ESL solutions for SoC platform development projects and their re-use.
ConvergenSC now features a powerful SystemC integrated development and debug environment (IDE) based on Eclipse—the industry’s leading C++ development environment for embedded software—adding SystemC graphical debugging and a managed builds process to ConvergenSC's fast SystemC simulator and thread-aware debugging engine. Because Eclipse is open, users can easily integrate Eclipse plug-ins into their ConvergenSC environment. In addition, ConvergenSC now fully supports the latest release from OSCI, SystemC version 2.1.
"ConvergenSC's powerful environment has enabled us to begin the transition from an RTL-only methodology to designing at a higher level of abstraction in SystemC," said Manoj Bhatnagar, principal engineer for CPE system architecture at Centillium Communications, Inc. "The Eclipse-based SystemC IDE is very feature rich, and it provided production quality capabilities needed for hardware/software development. The Eclipse IDE enabled us to be productive immediately while adopting SystemC and ESL for the first time."
Faster Design of SoC Platforms and Derivatives
Platform subsystems, consisting of IP blocks and software tailored for specific domains, are emerging as the industry's new definition of IP. As interactions between hardware and software become more complex, ESL design tools are essential to designing and re-using these platform subsystems. With this new release, ConvergenSC adds capabilities that ease integration of user IP and enable re-use of platforms in derivative designs, magnifying the benefits of ESL methods that include:
- SystemC 2.1 and open support for user TLM specifications
- Hierarchical platform development
- Export of fixed platform subsystems
- Import of subsystems for SoC assembly and extension
"With the latest release of ConvergenSC, platform providers and their customers have a solution for design and debug with an expanded model library, standards support, and open tool architecture for the industry's broadest library of SystemC IP," said Mark Milligan, vice president of marketing, CoWare. "The result is more efficient modeling and reuse of IP and platform subsystems to greatly reduce development time and cost."
Pricing and Availability
ConvergenSC 2004.2 is available immediately. Existing customers receive the new release as part of their subscription. For pricing information, contact your local sales office or visit www.coware.com.
About CoWare
CoWare is the leading supplier of system-level electronic design automation (EDA) software tools and services. CoWare offers a comprehensive set of electronic system-level (ESL) tools that enable SoC developers to "differentiate by design" through the creation of system-IP including embedded processors, on-chip buses, and DSP algorithms; the architecture of optimized SoC platforms; and hardware/software co-design. The company's solutions are based on open industry standards including SystemC. CoWare's customers are major systems, semiconductor, and IP companies in the market where consumer electronics, computing, and communications converge. CoWare's corporate investors include ARM Ltd. [(LSE:ARM);(Nasdaq: ARMHY)], Cadence Design Systems (NYSE:CDN), STMicroelectronics (NYSE:STM), and Sony Corporation (NYSE:SNE). CoWare is headquartered in San Jose, Calif., and has offices around the world. For more information about CoWare and its products and services, visit http://www.coware.com.
###
ConvergenSC is a trademark of CoWare, Inc. CoWare is a registered trademark of CoWare, Inc. in the United States. All other trademarks are the property of their respective owners.
|
Related News
- CoWare to Showcase Leading Solutions for Electronic System Level (ESL) Design at VLSI Design 2005 & ICES Conference in Kolkata India, Jan. 3-5, 2005
- CoWare and Forte Deliver First Integrated SystemC-based Solution For Electronic System Level (ESL) Design to Implementation
- ROHM Standardizes on CoWare ConvergenSC System-on-Chip Design Environment for Electronic System Level Design
- Sonics integrates SMART Interconnect IP with Cadence and Coware Electronic System-Level (ESL) design-for-verification flow
- ESL: Where are we and where are we going
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |